

Experimental Characterization of the Output-Stage of a Functional Electrical Stimulator Based on a Howland Current Source

T. P. Silva

Laboratório de Engenharia Biomédica

Centro Universitário FEI

São Bernardo do Campo, Brasil

tpsilva@fei.edu.br

Abstract—Functional Electrical Stimulation (FES) systems require predictable control of stimulation current to obtain repeatable output conditions and support predictable embedded control. This paper characterizes the relationship between digital-to-analog converter (DAC) control voltage and output current in a Howland-current-source output stage related to the STIMGRASP FES architecture. Because this architecture does not provide real-time output-current feedback to the microcontroller unit (MCU), the evaluated output stage operates as an open-loop stimulation system. A dedicated firmware was developed to generate a DAC ramp for characterization, and output current was measured under multiple resistive loads (1 k Ω , 2 k Ω , and 4.7 k Ω) representing different output-loading conditions. The complete collected dataset was used to characterize the experimental operating limits, while compliance-limited samples were excluded before linearity and regression analyses. In the selected valid interval, Pearson and Spearman correlations were close to -1 for all loads, confirming highly linear and monotonic behavior. A single global linear model was identified using all three loads as an embedded DAC estimation model for open-loop operation.

Index Terms—Functional Electrical Stimulation, Howland current source, current-controlled stimulation, linearity analysis, compliance voltage, open-loop control, DAC, biomedical instrumentation.

I. INTRODUCTION

Functional Electrical Stimulation (FES) systems electrically activate peripheral nerves or muscles in order to assist or restore motor functions in rehabilitation and assistive applications [?], [?]. In current-controlled stimulation, the delivered current amplitude is a central parameter because it is directly associated with the recruited neuromuscular response, user comfort, and repeatability of the stimulation protocol [?]. For this reason, the relationship between the embedded command variable and the actual output current must be experimentally characterized.

This paper is directly related to the STIMGRASP FES master's dissertation developed at Centro Universitário FEI in by Renato G. Barelli, which proposed a portable neuromuscular electrical stimulator for restoration of grasp patterns [?]. The original work describes a digitally controlled stimulation architecture based on a modified Howland current source and discusses linear stimulation ramps and current-controlled

stimulation behavior. In that investigation, predictable current control behavior is assumed as part of the stimulation architecture. However, detailed DAC-versus-current characterization curves under different load conditions are not presented, and the behavior implied by the architecture is not quantitatively characterized through correlation, regression, compliance, or load-consistency analyses.

The present work extends the original investigation by experimentally evaluating the output-stage transfer characteristic of the FES circuit. The purpose is not to redesign the STIMGRASP hardware or to provide a clinical validation of the stimulator. Instead, this study focuses on output-stage characterization: the relationship between DAC control voltage and delivered current, the effect of different resistive loads, the identification of a valid compliance region, and the derivation of an embedded DAC estimation model for open-loop operation.

The STIMGRASP circuit does not include current feedback to the microcontroller unit (MCU). Consequently, the output stage operates as an open-loop stimulation system, where the delivered current is not directly monitored during operation. Under this condition, predictable stimulation behavior depends on a sufficiently linear and repeatable relationship between DAC control voltage and output current within the valid operating region. In this work, the experimentally identified DAC-to-current transfer model is used for embedded DAC estimation. The user or application configures a desired stimulation current, and the firmware estimates the DAC voltage required to produce it. If the skin-electrode impedance increases, electrode contact becomes poor, or the load changes substantially, the output stage may reach voltage compliance and the delivered current may be lower than the modeled current. Without current feedback, this condition cannot be detected by the MCU in real time.

The main contributions of this paper are: (i) quantitative characterization of the DAC-voltage-to-output-current relationship; (ii) experimental compliance-region analysis based on load voltage; (iii) statistical validation of linearity using Pearson and Spearman correlations; (iv) regression analysis by load and a single global model; and (v) discussion of the

practical limitations of open-loop current estimation in the absence of closed-loop current monitoring.

II. BACKGROUND

A. Functional Electrical Stimulation

FES uses electrical pulses to evoke muscle contractions for functional assistance or rehabilitation. Stimulation systems typically allow the configuration of pulse amplitude, width, frequency, and waveform shape. Among these variables, amplitude control is particularly important because it modulates the intensity of nerve and muscle recruitment [?], [?].

The present study is restricted to output-stage characterization under controlled laboratory conditions. Resistive loads were used to represent controlled variations in equivalent human impedance and electrode contact quality while preserving repeatability. Such loads are useful for instrumentation analysis, but they do not fully reproduce the nonlinear, time-varying, and electrode-dependent behavior of the skin-electrode interface [?].

B. Howland Current Source and Compliance Voltage

The Howland current source is commonly used when a voltage command must be converted into a load current [?]. Ideally, the output current is determined by the input control voltage and resistor network, and it remains independent of the load impedance. In practice, load-independent behavior is maintained only while the amplifier output can provide the voltage required by the load. This constraint is described by the compliance voltage [?].

For a resistive load, the load voltage can be reconstructed from the measured current as

$$V_{\text{load}} = I_{\text{out}} R_{\text{load}}, \quad (1)$$

where I_{out} is expressed in amperes and R_{load} in ohms. Current-source operation is expected to remain valid while

$$|V_{\text{load}}| < V_{\text{compliance}}. \quad (2)$$

Samples near or beyond the available output-voltage capability may exhibit compliance-limited behavior, particularly for higher load resistances.

C. Open-Loop DAC Estimation

Because the evaluated FES circuit does not provide real-time current feedback to the MCU, the embedded controller cannot directly regulate the delivered current during stimulation. Instead, current configuration must rely on an experimentally identified DAC-to-current relationship to estimate the DAC voltage required for a desired stimulation current. The experimentally identified direct model is

$$I_{\text{out}} = aV_{\text{DAC}} + b, \quad (3)$$

where V_{DAC} is the DAC control voltage and a and b are regression coefficients. In the evaluated circuit, a is negative because increasing the DAC voltage decreases the output current.

The embedded DAC estimation equation is obtained by rearranging (3):

$$V_{\text{DAC}} = \frac{I_{\text{target}} - b}{a}. \quad (4)$$

Equation (4) is valid only within the experimentally selected compliance region. Outside this region, the output current is constrained by available output voltage and load resistance, and the open-loop DAC estimation model may overestimate the current actually delivered to the load.

III. MATERIALS AND METHODS

A. Experimental Setup

The evaluated output stage was an FES circuit based on a Howland current source. The MCU controlled the stimulation command through a DAC voltage input. A dedicated experimental firmware was developed for this characterization. Its only function was to generate a controlled DAC ramp with an initial and final resting interval; it was not the conventional stimulation firmware and did not generate a complete FES pulse train with therapeutic stimulation parameters. The nominal resting or reference point of the DAC command was approximately 1.65 V. This value is not arbitrary: in the STIMGRASP output-stage circuit, it corresponds to the zero-current operating point, for which the output current is approximately 0 mA and the load voltage is consequently approximately 0 V. In this work, the intervals around this 1.65 V reference are referred to as the zero-current resting regime. The DAC voltage was swept from approximately 0 V to 3.3 V.

Figure 1 shows the evaluated DAC and Howland-current-source output stage as extracted from the STIMGRASP documentation.

Output current was measured experimentally using a shunt/current measurement setup with a 10 Ω shunt resistor. Three resistive loads were evaluated: 1 k Ω , 2 k Ω , and 4.7 k Ω . These loads were selected to emulate controlled variations in equivalent body impedance and electrode contact condition, from lower impedance or better contact to higher impedance or poorer contact, while maintaining repeatable bench-test conditions.

B. Data Acquisition

Raw data were acquired as CSV files exported by a Tektronix MSO46B oscilloscope using two analog channels. One channel measured the DAC voltage and the other measured the shunt voltage. The oscilloscope configuration is summarized in Table I.

TABLE I
OSCILLOSCOPE ACQUISITION CONFIGURATION

Parameter	Value
Oscilloscope model	MSO46B
Channels	CH1 and CH2, analog
Horizontal unit	s
Sample interval	80×10^{-6} s
Record length	148144 samples
Vertical unit	V




Fig. 1. Evaluated DAC and Howland-current-source output stage extracted from the STIMGRASP dissertation documentation. The schematic is used to identify the characterized circuit block and does not imply a hardware redesign.

Figure 2 shows a representative acquisition before any processing. The initial and final resting intervals are visible around the nominal 1.65 V DAC reference level, corresponding to the zero-current operating point of the evaluated output stage, while the useful experimental interval corresponds to the DAC ramp.




Fig. 2. Representative raw oscilloscope acquisition showing DAC voltage and shunt voltage before data treatment. The resting intervals before and after the DAC ramp are preserved in the raw CSV.

The useful ramp region was extracted from each acquisition before model identification. In this context, ramp extraction means removing the initial and final zero-current resting-regime samples around the 1.65 V DAC reference and preserv-

ing only the swept DAC interval. The measured shunt voltage was converted into output current using the 10 Ω shunt value. The output voltage was not directly measured; instead, it was inferred from (1) using the calculated current and nominal load resistance.

C. Data Processing and Binning

The analysis pipeline first extracted the useful ramp interval and converted the shunt-voltage measurement into output current in milliamperes. The current signals were then grouped by load resistance, as illustrated in Fig. 3. This figure shows current evolution over acquisition samples after ramp extraction; it is not a direct current-versus-DAC-voltage representation. In the next step, the DAC voltage axis was binned to reduce granularity and measurement noise before compliance-region selection and model identification.




Fig. 3. Calculated output current signals over acquisition samples for the 1 k Ω , 2 k Ω , and 4.7 k Ω loads obtained from the shunt voltage measurements.

After ramp extraction and binning, samples were aggregated by DAC-voltage interval and load resistance. The complete binned representation includes both the linear current-source region and the compliance-limited region. It is therefore appropriate for characterizing full-range behavior and operating limits, but it is not used directly for deriving the linear DAC estimation model.

D. Compliance-Limited Region Selection

The compliance-limited region was identified experimentally from the reconstructed load voltage. For each load, the minimum and maximum measured current values were used to estimate the corresponding minimum and maximum load voltages. The common valid experimental voltage interval was then selected as

$$V_{\min, \text{limit}} = \max(V_{\min, 1k}, V_{\min, 2k}, V_{\min, 4.7k}), \quad (5)$$

and

$$V_{\max, \text{limit}} = \min(V_{\max, 1k}, V_{\max, 2k}, V_{\max, 4.7k}). \quad (6)$$

This method avoids hardcoded voltage thresholds and selects a common interval in which all three loads remain experimentally inside the valid region.

The inferred voltage limits are summarized in Table II. The resulting common selected voltage interval was approximately -43.803 V to 46.330 V. Samples whose inferred V_{load} remained inside this interval formed the valid linear operating dataset. This distinction is essential: the complete binned data describe the full behavior of the circuit, whereas only the selected valid operating data are used for linearity, regression, residual, load-consistency, and embedded DAC estimation analyses.

TABLE II
EXPERIMENTAL LOAD-VOLTAGE LIMITS INFERRED FROM MEASURED CURRENT

Load	$V_{\min}$ (V)	$V_{\max}$ (V)
1 k Ω	-43.803	46.330
2 k Ω	-46.225	49.560
4.7 k Ω	-47.619	47.776
Common interval	-43.803	46.330

TABLE III
NUMBER OF SAMPLES BEFORE AND AFTER COMPLIANCE-LIMITED SAMPLE REMOVAL

Load	Full Region	Linear Region
1 k Ω	% TODO: insert values from final analysis	
2 k Ω	% TODO: insert values from final analysis	
4.7 k Ω	% TODO: insert values from final analysis	
All loads	% TODO: insert values from final analysis	

E. Statistical Analysis and Model Identification

Pearson and Spearman correlations were computed for the selected linear operating region [?], [?]. Pearson correlation was used to quantify linear association, while Spearman correlation was used to evaluate monotonic association. The full region was inspected to characterize compliance-limited behavior, but the statistical linearity results reported in this paper refer to the valid operating region only.

Linear regression was then performed independently for each load and globally using all three loads in the valid linear region [?]. The 4.7 k Ω load was included in the global model after compliance-limited samples were removed, because the objective was to identify a single embedded DAC estimation model valid across the evaluated loads within the common compliance interval. Residuals were analyzed to assess systematic deviations from the global model, and current spread between loads was computed to evaluate load consistency. Cross-validation was also performed to estimate model robustness [?].

IV. RESULTS

A. Full-Range Experimental Behavior

Figure 4 shows the output current versus DAC voltage after DAC-axis binning while still preserving the resting regime. Although this representation is not used for model identification,

it documents the effect of DAC-axis binning before the resting-regime samples are removed and provides ETL documentation for the transition from raw acquisition to ramp-only analysis.




Fig. 4. Output current versus DAC voltage after reduction of signal granularity, still including the resting regime.

After the resting regime is removed, Fig. 5 shows the complete ramp-only output current versus DAC voltage for all three loads, including compliance-limited regions. The 1 k Ω load remains close to a linear behavior across most of the sweep. In contrast, the 2 k Ω and especially the 4.7 k Ω loads show stronger compliance-limited behavior because a larger load resistance requires a larger output voltage for the same current.




Fig. 5. Complete output current versus DAC voltage for the 1 k Ω , 2 k Ω , and 4.7 k Ω loads after resting-regime removal, including compliance-limited regions.

This full-range behavior should not be interpreted as a failure of current-source linearity. Rather, the complete dataset combines two physical regimes: a linear region where the Howland output stage follows the DAC command, and a

compliance-limited region where the current is constrained by the available output voltage and load resistance.

B. Linear Operating Region

After removing samples outside the common valid voltage interval, the curves for 1 k Ω , 2 k Ω , and 4.7 k Ω overlap closely in the selected region. This indicates that the output current is primarily determined by the DAC voltage and not by the load resistance. The selected operating region is visualized together with the fitted global model in Fig. 6.

C. Correlation Analysis

The correlation results for the selected linear operating region are summarized in Table IV. Pearson and Spearman correlations were very close to -1 for all loads. The negative sign is expected because, in the evaluated circuit, increasing DAC voltage decreases the output current. Correlation values for the complete region are intentionally not reported as linearity metrics, because that region includes compliance-limited samples and therefore mixes distinct physical regimes.

TABLE IV
PEARSON AND SPEARMAN CORRELATION RESULTS IN THE LINEAR OPERATING REGION

Load	Pearson	Spearman
1 k Ω	≈ -0.9999	≈ -1
2 k Ω	≈ -0.9999	≈ -1
4.7 k Ω	≈ -0.9998	≈ -1

D. Linear Regression and Global Model

Linear regression in the selected operating region showed high linearity for all loads. Table V provides placeholders for the per-load regression coefficients. These coefficients should be inserted from the final analysis results before submission.

TABLE V
LINEAR REGRESSION COEFFICIENTS BY LOAD IN THE VALID REGION

Load	Slope a	Intercept b	R^2
1 k Ω	% TODO: insert values from final analysis		
2 k Ω	% TODO: insert values from final analysis		
4.7 k Ω	% TODO: insert values from final analysis		

The preferred embedded model is a single global linear model identified using all three loads within the valid linear region. Figure 6 illustrates the selected experimental curves together with the dashed global model. The close overlap indicates that the DAC estimation model for open-loop operation can represent the evaluated output stage across the tested loads, provided that the load voltage remains inside the compliance interval.

E. Residuals and Load Consistency

Figure 7 shows the residuals of the global linear model. The residual distribution should be inspected to identify possible systematic deviations as a function of DAC voltage or load. Such deviations are important for embedded implementation




Fig. 6. Experimental current curves for 1 k Ω , 2 k Ω , and 4.7 k Ω loads with the dashed global linear model identified from all loads in the valid operating region.

TABLE VI
GLOBAL LINEAR MODEL PERFORMANCE METRICS

Metric	Value
Slope a	% TODO: insert value from final analysis
Intercept b	% TODO: insert value from final analysis
R^2	% TODO: insert value from final analysis
MAE	% TODO: insert value from final analysis
RMSE	% TODO: insert value from final analysis

because they define the expected open-loop estimation error in the absence of real-time current feedback.




Fig. 7. Residuals of the global linear model in the selected valid operating region.

Figure 8 shows the absolute current spread between loads. Within the selected region, the spread quantifies the practical load consistency of the output stage. A small spread supports the use of a single global embedded model, whereas increased spread would indicate load-dependent behavior that should be considered in firmware calibration or hardware redesign.

TABLE VII
CROSS-VALIDATION METRICS FOR THE GLOBAL LINEAR MODEL

Metric	Value
Mean MAE	% TODO: insert value from final analysis
Std. dev. MAE	% TODO: insert value from final analysis
Mean RMSE	% TODO: insert value from final analysis
Std. dev. RMSE	% TODO: insert value from final analysis
Mean R^2	% TODO: insert value from final analysis




Fig. 8. Absolute current spread between loads as a function of DAC voltage in the selected valid operating region.

V. DISCUSSION

The results indicate that the evaluated Howland-based FES output stage exhibits strong linearity between DAC control voltage and output current within the experimentally selected valid region. Pearson and Spearman correlations close to -1 demonstrate that the relationship is both highly linear and monotonic after compliance-limited samples are removed. The negative sign of the correlations and fitted slopes is consistent with the polarity of the evaluated circuit, in which increasing DAC voltage decreases output current.

The nonlinear appearance of the complete DAC sweep is explained by compliance-limited behavior, not by a general loss of current-source linearity. The complete dataset is useful because it characterizes the experimental operating limits of the output stage. However, it mixes the linear current-source regime with a region where output current is constrained by the available voltage across the load. For this reason, compliance-limited samples were excluded from the regression analysis and from the derivation of the embedded DAC estimation model.

The global linear model is practically useful for open-loop firmware current configuration. With coefficients a and b identified from the selected valid operating data, the MCU can estimate the required DAC voltage from the desired stimulation current using (4). This supports the open-loop control strategy implied by the original STIMGRASP architecture while adding quantitative calibration and validation to the DAC-to-current transfer behavior described conceptually in the dissertation [?].

At the same time, the open-loop DAC estimation model has an important limitation: it is valid only inside the compliance region. In real use, increased skin-electrode impedance, poor electrode contact, or significant load changes may require an output voltage beyond the available compliance. In that case, the real delivered current may be lower than the modeled current. Because the evaluated system does not include current feedback to the MCU, the firmware cannot detect this condition in real time. This limitation is directly related to the distinction between open-loop and closed-loop stimulation control discussed in the broader context of current-controlled FES systems.

Another limitation is the use of resistive loads. Although resistors provide repeatable and well-defined test conditions for output-stage characterization, they do not reproduce the nonlinear and time-varying impedance of the skin-electrode interface. Future work should therefore include tests with more realistic loads, electrode models, or in vitro/in vivo measurement conditions where ethically and technically appropriate. Hardware or firmware extensions for current feedback, compliance monitoring, or closed-loop current regulation should also be considered to improve robustness under changing load conditions.

VI. CONCLUSION

This paper presented an experimental characterization of the output-stage linearity of an FES circuit based on a Howland current source and related to the STIMGRASP stimulation architecture. A DAC ramp was applied over approximately 0 V to 3.3 V, and output current was measured under 1 k Ω , 2 k Ω , and 4.7 k Ω resistive loads. The complete dataset was used to characterize compliance-limited behavior, while a common valid load-voltage interval of approximately -43.80 V to 46.33 V was selected for linearity and regression analyses.

Within this valid region, the DAC-to-current relationship was highly linear for all tested loads, with Pearson and Spearman correlations close to -1. A single global linear model using all three loads is therefore appropriate for embedded open-loop DAC estimation, provided that operation remains within the compliance region. The main practical limitation is that, without real-time current feedback, the MCU cannot detect when load changes or skin-electrode impedance cause compliance-limited operation. The study complements the original STIMGRASP investigation by adding quantitative transfer characterization, statistical validation, compliance-region analysis, and open-loop DAC estimation discussion.

ACKNOWLEDGMENT

REFERENCES