6249828 MITSUBISHI(MICMPTR/MIPRC) 91D 11581 D

MITSUBISHI MICROCOMPUTERS

M5L8049-XXXP,P-6 M5L8039P-11,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

T-49-19-05



The M5L8049-XXXP, P-6 and M5L8039P-11, P-6 are 8-bit parallel microcomputers fabricated on a single chip using high-speed N-channel silicon gate ED-MOS technology.

Speed ROM Type	Internal ROM Type	External ROM Type
11 MHz Type	M5L8049-XXXP	M5L8039P-11
6 MHz Type	M5L8049-XXXP-6	_ M5L8039P-6

FEATURES

- Single 5V power supply
- Instruction cycle


11MHz	8MHz	6MHz
1.36µs(min)	1.875µs(min)	2. 5μs(min)
Rasic machine in	structions	

- Easily expandable Memory and I/O:
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM 256 bytes
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with i 8049/i 8039, i 8039-6 in pin configuration and electrical characteristics.

PIN CONFIGURATION (TOP VIEW) 40 V_{CC} (5V) 39 ← T₁ TEST PIN 1 38 ↔ P2₇ TEST PIN 0 To ++ 1 CLOCK INPUT 1 X1 → 2 CLOCK INPUT 2 X2 -RESET INPUT RESET → 4 37 ↔ P2₈ SINGLE-STEP INPUT SS → 5 I/O PORT 2 36 ↔ P2₅ INTERRUPT INT → 6 35 ↔ P2₄ 34 ++ P1₇ 33 ++ P1₆ 32 ++ P1₅ EXTERNAL ACCESS EA-READ RD ← 8 PROGRAM PSEN ← 9 STORE ENABLE WRITE WR ← 10 31 ↔ P1₄ ADDRESS LATCH ALE ← 11 ENABLE I/O PORT 1 30 ↔ P1₃ D₀ ↔ 12 29 ↔ P1₂ 28 ↔ P1₁ D₁ ↔ [3 D₂ ↔ 14 27 ↔ P1₀ D₃ ↔ 15 26 V_{DD} (5V) **DATA BUS** 25 → PROG EXTERNAL 26 → P2₃ CONTROL 27 ↔ P2₃ OUTPUT D₄ ↔ 16 D₅ ↔ 17 D₆ ++ 18 23 ↔ P2₂ I/O PORT 2 D₇ < 19 22 ↔ P2, (0V) V_{ss} 21 ++ P2₀ Outline 40P4

APPLICATION

Control processor or CPU for a wide variety of applications







6249828 MITSUBISHI(MICMPTR/MIPRC) 91D 11582 D T-49-19-05

MITSUBISHI MICROCOMPUTERS M5L8049-XXXP,P-6 M5L8039P-11,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

FUNCTION

The M5L8049-XXXP and M5L8039P are integrated 8-bit CPUs, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

PIN DESCRIPTION

Pin	Name	Input or output	Function
Vss	Ground	4	Normally connected to ground (0V).
Vcc	Main power supply		Connected to 5V power supply.
V _{DD}	Power supply		①Connected to 5V power supply.
V DD	rower supply		②Used for memory hold when V _{CC} is cut.
_	Total ala 0	Input	OControl signal from an external source for conditional jumping in a program. Jumping is dependent on
T ₀	Test pin 0		external conditions (JT0/JNT0),
 	 	Output	②Used for outputting the internal clock signal (ENT0 CLK).
X ₁ , X ₂	Crystal Inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals.
RESET	Reset	land.	An external clock signal can be input through X ₁ or X ₂ .
RESET	neset	Input	Control used to Initialize the CPU.
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.
	† 		OControl signal from an external source for conditional jumping in a program. Jumping is dependent on
ĪNT	Interrupt	Input	external conditions (JNI).
			②Used for external interrupt to CPU.
			①Normally maintained at 0V.
EA	External access	Input	When the level is raised to 5V, external memory will be accessed even when the address is less than
			400 ₁₆ (2048). The M5L8039P is raised to 5V,
		7	Read control signal used when the CPU requests data from external data memory or external device to
RD	Read control	Output	be transferred to the data bus.
			(MOVX A, @R _r , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
			Write control signal used when the CPU sends data through the data bus to external data memory or ex-
WR	Write control	Output	ternal device.
			(MOVX @R _f , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
	İ		①Provides true bidirectional bus transfer of instructions and data between the CPU and external mem-
		L	ory. Synchronizing is done with signals RD/WR. The output data is latched.
		[When using external program memory, the output of the low-order 8 bits of the program counter are
$D_0 \sim D_7$	Data bus	Input/output	synchronized with ALE. After that, the transfer of the instruction code or data from the external program
	,		memory is synchronized with PSEN.
	1		(3) The output of addresses for data using the external data memory is synchronized with ALE. After that,
			the transfer of data with the external data memory is synchronized with RD/WR.
 			(MOVX A, @R _r , and MOVX @R _r , A)
_		Input/output	(DQuasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After reset,
P2 ₀ ~P2 ₇	Port 2		when not used as an output port, nothing needs to be output.
	·		©P2 ₀ ~P2 ₃ output high-order 4 bits of the program counter when using external program memory.
PROG	Program		③P2 ₅ ~P2 ₃ serve as a 4-bit I/O expander bus for the M5L8243P,
	g		Strobe signal for M5L8243P I/O expander.
P1 ₀ ~P1 ₇	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF16 must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
			Ocontrol signal from an external source for conditional jumping in a program. Jumping is dependent on
T ₁	Test pin 1	- Input	external conditions (JT1/JNT1),
	-	. 1	When enabled, event signals are transferred to the timer/event counter (STRT CNT).







6249828 MITSUBISHI(MICMPTR/MIPRC) 91D 11583 D T-49-19-05

MITSUBISHI MICROCOMPUTERS M5L8049-XXXP,P-6 M5L8039P-11,P-6





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~7	V
V _{DD}	Supply voltage	ne.	-0.5~7	- V
Vi	Input voltage	With respect to V _{SS}	-0.5-7	T v
Vo	Output voltage		-0.5~7	T v
Pd	Power dissipation	Ta=25℃ 、	1,5	w
Topr	Operating free pic temperature see	M5L8049-XXXP-6 M5L8039P-6	-20~75	
Topr Operating free-air temperature range	M5L8049-XXXP M5L8039-11	. 0~70	ع	
Tstg	Storage temperature range		- 65 - 150	r

RECOMMENDED OPERATING CONDITIONS (Ta=-20~75°C, unless otherwise noted)

Symbol	Parameter				
0 ,	, arameter	Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	v
VDD	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
V _{IH1}	High-level input voltage, except for X1, X2, RESET	2		Voc	v
V _{lH2}	High-level input voltage, X1, X2, RESET	3.8		Vcc	V
VIL	Low-level input voltage	-0.5		0.8	v

ELECTRICAL CHARACTERISTICS ($\tau_a = -20 \sim 75 \text{ t}$, $V_{CC} = V_{DD} = 5 \text{ V} \pm 10 \%$, $V_{SS} = 0 \text{ V}$, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
		Test conditions	Min	Тур	Max	Unit
V _{OL1}	Low-level output voltage, BUS, RD, WR, PSEN, ALE	IoL=2mA			0.45	v
V _{OL2}	Low-level output voltage, except for the above and PROG	I _{OL} =1.6mA			0.45	V
V _{OL3}	Low-level output voltage PROG	I _{OL} = 1mA		l i	0.45	v
V _{OH1}	High-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OH} = - 100 μ A	2.4			v
V _{OH2}	High-level output voltage, except for the above	I _{OH} = -50//A	2.4			v
l _t	Input leak current, T1, INT	V _{SS} ≦V _{IN} ≦V _{CC}	10		10	μА
loz	Output leak current, BUS, TO, high-impedance state	Vss+0.45≦Vin≦Vcc	- 10		10	μΑ
I _{LI1}	Input current during low-level input, port	V _{IL} =0.8V		-0.2		mA
l _{LI2}	Input current during low-level input, RESET, SS	V _{IL} =0.8V		-0.05		mA
l _{DD}	Supply current from V _{DD}	Ta=25℃		25	50	mA
l _{DD} +l _{CC}	Supply current from V _{DD} and V _{CC}	Ta=25℃		100	170	mA

TIMING REQUIREMENTS ($\tau_a = -20 \sim 75 \text{°C}$, $V_{CC} = V_{DD} = 5 \text{V} \pm 10\%$, $V_{SS} = 0 \text{V}$, unless otherwise noted)

			Limits									
	Parameter	Alternative symbol	M5L8049-XXXP M5L8039P-11 (Note 2)			M5L8049-XXXP-8 M5L8039P-8			M5L8049-XXXP-6 M5L8039P-6			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур .	Max	ĺ
to	Cycle time	t _{CY}	1.36		15.0	1.875		15.0	2.5		15.0	//8
th (PSEN-D)	Data hold time after PSEN	t _{DR} ·	0	1	100	0	-	150	0		200	ns
th (R-D)	Data hold time after RD	t DR	0		100	0		150	0	 	200	ns
tsu (PSEN-D)	Data setup time after PSEN	t _{RD}			200			350			500	ns
tsu (R-D	Data setup time after RD	t _{BD}			200			350		<u> </u>	500	ns
tsu (A-D)	Data setup time after address	t _{AD}	·	_	400			650	<u> </u>		950	ns
tsu (PROG-D)	Data setup time after PROG	ten			650			700			810	ns
th (PROG-D)	Data hold time before PROG	tpF	. 0		150	0		150	0.		150	ns

Note 1 : The input voltage are V_{IL} =0.45V and V_{IH} =2.4V. 2 : T_a =0~70°C



6249828 MITSUBISHI(MICMPTR/MIPRC) 91D 11584

T-49-19-05

MITSUBISHI MICROCOMPUTERS M5L8049-XXXP.P-6 M5L8039P-11,P-6



SWITCHING CHARACTERISTICS ($T_a = -20 \sim 75\%$, $V_{CC} = V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

	Parameter	Alternative symbol	Limits						
Symbol			M5L8049-XXXP M5L8039-11 (Note 2)			M5L8049-XXXP-6 M5L8039P-6			Unit
			Min	Тур	Max	Min	Тур	Max	
tw (ALE)	ALE pulse width	t _{LL}	150			400			ns
td (A-ALE)	Delay time, address to ALE signal	t AL	70			150			ns
tv (ALE-A)	Address valid time after ALE	t _{LA}	50			80		<u> </u>	ns
tw (PSEN)	PSEN pulse width	t cc	300			700		ļ	ns
tw (R)	RD pulse width	t _{cc}	300			700		ļ	ns
td (w)	WR pulse width	- t _{oo}	300			700			ns
tv (Q-w)	Delay time, data to WR signal	t DW	. 250			500			ns
td (w-o)	Data valid time after WR	t wD	40			120		ļ	ns
td (A-W)	Delay time, address to WR signal	t Aw	200			230		ļ:	ns
td (AZ-R)	Delay time, address disable to RD signal	t AFC	-10		ļ	0		ļ	ns
td (AZ-PSEN)	Delay time, address disable to PSEN signal	t AFO	-10			0		<u> </u>	ns
td (PC-PROC)	Delay time, port control to PROG signal	t _{CP}	100		<u> </u>	110			ns
tv (PROG-PC)	Port control valid time after PROG	t _{PC}	60		ļ	130			ns
tp (g-PROG)	Delay time, data to PROG signal	t _{DP}	200	<u> </u>	ļ	220		ļ	ns
tv (PROG-Q)	Data valid time after PROG	t _{PD}	20	ļ	ļ	65	ļ	ļ	ns
tw(PROGL)	PROG low pulse width	t _{PP}	700	<u> </u>	ļ	1510	ļ	↓	ns
td (Q-ALE)	Delay time, data to ALE signal	t _{PL}	150	<u> </u>	<u> </u>	400			ns
tv (ALE-Q)	Data valid time after ALE	t _{LP}	20		1	150	L	<u></u>	ns


Note 3: Conditions of measurement: control output C_L=80pF

data bus output, port output CL=150pF


4 : Reference levels for the input/output voltages are low level=0.8V and high level=2V.

TIMING DIAGRAM


Read from External Data Memory



Instruction Fetch from External Program Memory



Write to External Data Memory



Port 2

