**Exp No.: 04**

**Name of the Experiment:**

Design and Observation of CMOS Circuit Characteristics for

### **Theory**

CMOS logic implements Boolean expressions by forming dual pull-up (pMOS) and pull-down (nMOS) networks. The nMOS network conducts for logic ‘0’ outputs, and the pMOS network conducts for logic ‘1’. Series-connected transistors represent logical AND, and parallel connections represent logical OR. The pMOS network is always the dual of the nMOS structure.

**For :**

Applying De Morgan’s law,

Hence, the nMOS pull-down network corresponds to the term (an OR followed by AND), while the pMOS pull-up network is its dual, implementing .

**For :**


Factoring out ,

Using the identity with , , and ,

Thus,

The nMOS network therefore consists of a series device for feeding a parallel branch for and ; the pMOS network is its dual.

For each logic equation, the corresponding CMOS transistor arrangements are summarized as follows:

**1.** For :

* **nMOS Network (Pull-Down):**
  + and are connected **in parallel** to realize .
  + This parallel combination is connected **in series** with , implementing .
* **pMOS Network (Pull-Up):**
  + and are connected **in series** to realize .
  + This series path is connected **in parallel** with a single pMOS transistor for .

A diagram of a circuit

AI-generated content may be incorrect.

**2. For :**

* **nMOS Network (Pull-Down):**
  + A transistor for is placed **in series** with a parallel branch of two transistors representing and .
  + This forms .
* **pMOS Network (Pull-Up):**
  + A transistor for is placed **in parallel** with a series combination of and , realizing the dual structure.

These configurations ensure complementary switching, minimal static current, and correct logic inversion for all input combinations.

**Truth Table**

| **A** | **B** | **C** |  |  |
| --- | --- | --- | --- | --- |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |

### **Required Tools**

* **MICROWIND** – for CMOS layout design and simulation
* **DSCH** – for schematic verification (optional)
* **Word Processor** – for documentation and report preparation

### **Circuit Diagram**




Figure :The Circuit Diagram of both equation

### **Output**


**

Figure : Output of both equations

### **Results**

The MICROWIND simulation confirms that both circuits perform according to their logical definitions.

* For , the output remains at logic high when , and transitions to logic low when and either or is high, consistent with the truth table.
* For , the output transitions to logic high whenever and either or , verifying the correctness of the simplification.

Observed propagation delays ranged from **2 ps – 6 ps**, indicating high-speed switching. The simulation reported an average power dissipation of approximately, 5.614µW consistent with expected CMOS dynamic power behavior.

### **Discussion & Conclusion**

Both CMOS circuits were successfully implemented and simulated according to the given Boolean equations. Logical correctness was verified from the simulated waveforms, and the timing results matched theoretical expectations. The experiment demonstrated how complex logic functions can be realized through systematic transformation of Boolean equations into CMOS transistor networks. The layouts achieved low power dissipation and symmetrical transition characteristics, confirming the efficiency of CMOS design methodology.

### **References**

1. S. M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-Hill.
2. R. J. Baker, CMOS: Circuit Design, Layout, and Simulation, Wiley-IEEE Press.
3. MICROWIND and DSCH User Manuals, Microwind Inc.