Lab # 43 Report Register Level Modeling

Github: https://github.com/imranAIVLSI/Lab-43-Register-Level-Modeling

Task 1: Generation

Understand the basic registers model description such as register block name, it address, register name, access policy, registers sub-fields register size etc, from the given yapp_router_regs.xml file.

Q:	What is the	access policy of the control register (ctrl_reg)?
A:	RW	
Q:	What is the	access policy of the address 0 register (addr0_cnt_reg)?
A:	RO	

Using cadence reg_verifier tool generated a register model with following arguments reg_verifier

-domain uvmreg Create a UVM register model

-dut yapp_router_regs Top component name in IP-XACT file

-out_file yapp_router_regsOutput filename-quicktestGenerate quick test

-cov Generate coverage code

-pkg yapp_router_reg_pkg
Package name

Cadence reg verifier tool generated the following files

Yapp router regs config.dat Configuration information

yapp_router_regs_hdlpaths.dat Path information for backddoor access

Yapp_router_regs_rdb.sv Register Model

Cdns_uvmreg_utils_pkg.sv Cadence utility package quicktest.sv UVM test to verify model

Generated quicktest can be used to create, print and reset the register model. After modification of qt_test run_phase and placing the model.print() after the model.reset() and adding model.default.print after this, printing the address map of HBUS interface using run_test

```
Size Value
                                            uvm_reg_map
                                                                                                 @3730
UVM_LITTLE_ENDIAN
HIO.sqr
@3740 +'h1100
@3762 +'h1010
@3808
endian
effective sequencer
                                            uvm sequencer
                                           yapp_mem_c
yapp_pkt_mem_c
uvm_reg_map
router_yapp_mem
router_yapp_pkt_mem
router_yapp_regs
                                                                                                   UVM_LITTLE_ENDIAN
    effective sequencer
                                            uvm sequencer
                                                                                                  HI0.sqr
@99 +'h1009
   addr0_cnt_reg
                                            addr0_cnt_reg_c
                                                                                                  @3928 +'h1009
@3824 +'h1000
@3861 +'h1006
@3861 +'h1000
@3895 +'h1001
@3992 +'h100d
@3947 +'h1005
@3964 +'h1004
   addr1_cnt_reg
addr2_cnt_reg
                                            addr1_cnt_reg_c
addr2_cnt_reg_c
                                            ctrl_reg_c
                                            en reg c
   mem_size_reg
oversized_pkt_cnt_reg
                                          mem_size_reg_c
oversized_pkt_cnt_reg_c
parity_err_cnt_reg_c
   parity_err_cnt_reg
```

Hierarchy of Register Block(router_yapp_regs)

Q: What is the reset value of the plen field of ctrl reg?

A: 63

What is the size of the yapp_pkt_mem?

A: 32

What is the access policy of addr3_cnt_reg?

A: Read Only

Q: What is the address of mem_size_reg?

A: 0x100d

Q: What is the starting address of the packet memory?

A: 0x1010

Task 2: Integration

Added register model files generated by the Cadence reg_verifier into the module_uvc/tb directory. Created the handles for the register model and adapter in the main testbench and constructed configured and locked the configuration of register model in the build_phase and In the connect phase, set the sequencer and adapter for the model address map, added the pkg files in the tb_top module.

```
class router_tb extends uvm_env;
  virtual function void build_phase(uvm_phase phase);

  // register model integration
   yapp_rm = yapp_router_regs_vendor_Cadence_Design_Systems_library_Yap
   yapp_rm.build();
   yapp_rm.lock_model();
   yapp_rm.set_hdl_path_root("hw_top.dut");

   // set the suto predict DN
   yapp_rm.default_map.set_auto_predict(1);

   reg2hbus = hbus_reg_adapter::type_id::create("reg2hbus", this);
```

yapp_rm.default_map.set_sequencer(hbus.masters[0].sequencer, reg2hbus);

Running the uvm_reset_test

```
OWN_INFO _/News/vn/hos_notion = (1000_ET] Monitor Read Francestion

OWN_INFO _/News/vn/hos_notion = (1010_ET] Monitor Read Francestion

OWN_INFO _/News/vn/hos_notion = (1010_ET] Monitor Read Francestion

OWN_INFO _/News/vn/hos_notion = (1010_ET] Monitor Read Francestion

OWN_INFO _/News/vn/hos_notion = (1010_ET) Monitor Read Francestion

INFO _/News/vn/hos_notion = (1010_ET) Monitor Read Francestion

OWN_INFO _
```

Created a uvm_mem_walk_test using built_in uvm_mem_walk_seq

```
class uvm_mem_walk_test extends base_test;
    uvm_mem_walk_seq mem_walk;
// component matro
'uvm_component_utils(uvm_mem_walk_test)
// component_outils(uvm_mem_walk_test)
// component_outils(uvm_mem_walk_test)
// component_outils(uvm_mem_walk_test)
// component_outils(uvm_mem_walk_test)
// component_outils(uvm_mem_walk_test)
// component_outils(uvm_mem_walk_test);
endfunction : new

function void build_phase(uvm_phase phase);
    uvm_reg:::nclude_coverage("", UVM_NO_COVERAGE);
    uvm_reg_valk_test
```

Running the uvm_mem_walk_test

Task 3: Simulation

Reg_access_test:

Created a handle of register block and assigned this handle to the register block instance using hierarchical pathname.

```
class reg_access_test extends base_test;

yapp_regs_c yapp_regs;
uvm_status_e status;
// component macro
'uvm_component constructor
function new(string name, uvm_component parent);
super.new(name, parent);
endfunction: new
function void build_phase(uvm_phase phase);
uvm_regs:incluse_coverage("*", UVM_NO_COVERAGE);
uvm_config wrapper:set(this, "tb.clk_rst.agent.sequencer.run_phase", "default_sequence", clk10_rst5_seq::get_type());
super.build_phase(phase);
endfunction: build_phase
bit [7:0] rdata;
virtual_task_run_phase (uvm_phase phase);
phase.raise_objection(this, "Raising_Objection to run uvm_built in reg_access_test");
//RN register_Cneck
yapp_regs.en_reg.write(status, 8'hA5);
yapp_regs.en_reg.write(status, 8'hA5);
yapp_regs.en_reg.poke(status, rdata);
'uvm_info("REG_ACCESS", ssformatf("Read from register en_reg: value= %0h", rdata), UVM_NONE)

//RO register_check
yapp_regs.en_reg.red(status, rdata);
'uvm_info("REG_ACCESS", ssformatf("Read from register en_reg: value= %0h", rdata), UVM_NONE)

//RO register_check
yapp_regs.addr0 cnt_reg.poke(status, 8'hA5);
yapp_regs_addr0 cnt_reg.poke(status, 8'hA5);
yapp_regs_addr0 cnt_reg.poke(status, 8'hA5);
yapp_regs_addr0 cnt_
```

Running reg_access_test:

```
MM INFO , //hous/w/mba _ rates or will 3) = 180s . resporter [RBS. EF] Notice read research (MI INFO , //hous/w/mba _ rates or will 3) = 180s . resporter [RBS. EF] Notice read as fire 1809 (MI INFO , //hous/w/mba _ rates or will) = 180 s. resporter [RBS. EF] Notice reads as fire 1809 (MI INFO , //hous/w/mba _ rates or will 3) = 180s . resporter [RBS. EF] Notice reads as fire 1809 (MI INFO , //hous/w/mba _ rates or will 3) = 180s . resporter [RBS. EF] Notice reads as fire 1809 (MI INFO , //hous/w/mba _ rates or will 3) = 180s . resporter [RBS. EF] Notice reads as fire 1809 (MI INFO , //hous/w/mba _ rates or will 3) = 180s . resporter [RBS. EF] Notice reads as fire 1809 (MI INFO , //hous/w/mba _ rates or will 3) = 180s . resport a second read of the read of the rate of the rates of the rat
```

Functional Verification: Reg_function_test:

```
class reg function test extends base sent;

'uwg Component utils[reg_function_test]

yapp tts_sequencer yapp_sequencer;
yapp_res_ yapp_regs;

function newistring name = "reg_function_test", uwm_component parent);

super_new[name, parent];

endfunction

function would build phase(num_phase phase);

endfunction

function would build phase(num_phase phase);

endfunction

function industring name = "reg_function_test", uwm_component parent);

super_new[name, parent];


endfunction

function mould build phase(num_phase phase);

endfunction

Total proper_settlins, "the class of the class of
```

Running reg_function_test:



```
INFO ./hbus/sv/hbus if.sv(155) @ 36650: reporter [HBUS IF] Monitor Read Transaction
INFO ./hbus/sv/hbus if.sv(89) @ 36650: uvm test top.tb.hbus.monitor [hbus monitor] Collecting Transaction
INFO ./hbus/sv/hbus if.sv(89) @ 36600: reporter [HBUS IF] Master reads 00 from 1005
INFO @ 36800: reporter [RegModel] Read register via map yapp rm.router yapp regs.router yapp regs: yapp rm.router yapp regs.oversized pkt_cnt_reg=0
INFO ./houle uvc/tb/router test lib.sv(352) @ 36800: uvm test top.RED FUNCTION TEST] Read from oversized pkt cnt reg: value= 0
INFO /home/cc/mnt/XCELIUM2309/tools/methodology/UM/CDNS-1.ld/sv/src/base/uvm_objection.svh(1268) @ 36800: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
INFO ./hAPP/sv/yapp tx driver.sv(49) @ 36800: uvm test top.tb.YAPP.agent.driver [yapp tx driver] Report: YAPP TX Driver send 9 Packets
INFO ./APP/sv/yapp tx monitor.sv(141) @ 36800: uvm test top.tb.YAPP.agent.monitor [yapp tx monitor] Report: YAPP TX Driver send 9 Packets
INFO ./channel_sv/channel_rx_driver.sv(94) @ 36800: uvm_test top.tb.chan0.rx_agent.driver [channel_rx_driver] Report: Channel_0 RX Driver Sent 3 Responses
INFO ./channel_sv/channel_rx_monitor.sv(157) @ 36800: uvm_test top.tb.chan0.rx_agent.driver [channel_rx_driver] Report: Channel_1 RX Driver Sent 3 Responses
INFO ./channel_sv/channel_rx_monitor.sv(157) @ 36800: uvm_test top.tb.chan1.rx_agent.driver [channel_rx_driver] Report: Channel_1 RX Driver Sent 3 Responses
INFO ./channel_sv/channel_rx_monitor.sv(157) @ 36800: uvm_test top.tb.chan1.rx_agent.monitor [channel_rx_monitor] Report: Channel_1 RX Driver Sent 3 Responses
INFO ./channel_sv/channel_rx_monitor.sv(157) @ 36800: uvm_test top.tb.chan1.rx_agent.monitor [channel_rx_monitor] Report: Channel_2 RX Driver Sent 3 Responses
INFO ./channel_sv/channel_rx_monitor.sv(157) @ 36800: uvm_test_top.tb.chan2.rx_agent.monitor [channel_rx_monitor] Report: Channel_2 RX Driver Sent 3 Responses
INFO ./module_uvc/sv/router_scoreboard.sv(250) @ 36800: uvm_test_top.tb.chan2.rx_agent.monitor [
```

Errors after enabling the automatic checking of read values against the mirrored value in register model

```
UMI INFO _Ahmor/a/Ahmor_if-sq.[15] @ 57558; reporter [RRDS_IF] Monitor fleed Transaction
UMI INFO _Ahmor/a/Ahmor_if-sq.[15] @ 57558; reporter [RRDS_IF] Monitor fleed Transaction
UMI INFO _Ahmor/a/Ahmor_if-sq.[15] @ 57568; reporter [RRDS_IF] Monitor fleed DIT_(Baddingson) and the sq. [15] Monitor fleed DIT_(Baddingson
```

Register Introspection:

```
JVM_INFO ./hbus/sv/hbus_if.sv(155) @ 40050: reporter [HBUS_IF] Monitor Read Transaction
UVM_INFO ./hbus/sv/hbus_monitor.sv(101) @ 40050: uvm_test_top.tb.hbus.monitor [hbus_monitor] Collecting Transaction
UVM_INFO ./hbus/sv/hbus_if.sv(89) @ 40200: reporter [HBUS_IF] Master reads 00 from 1005
UMM_INFO _/module_uvc/tb/router_test_lib.sv(372) @ 40200: uvm_test_top [REG_INTROSPECT] RW Registers:

UMM_INFO _/module_uvc/tb/router_test_lib.sv(370) @ 40200: uvm_test_top [REG_INTROSPECT] RW Registers:

UMM_INFO _/module_uvc/tb/router_test_lib.sv(372) @ 40200: uvm_test_top [REG_INTROSPECT] RW Registers:

UMM_INFO _/module_uvc/tb/router_test_lib.sv(372) @ 40200: uvm_test_top [REG_INTROSPECT] RW Registers:
UVM_INFO ./module_uvc/tb/router_test_lib.sv(372) @ 40200: uvm_test_top [REG_INTROSPECT]
UVM_INFO ./module_uvc/tb/router_test_lib.sv(375) @ 40200: uvm_test_top [REG_INTROSPECT] RO Registers:
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top [REG_INTROSPECT]
                                                                                                                              addrθ cnt reg
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top [REG_INTROSPECT]
                                                                                                                              addr1_cnt_reg
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top [REG_INTROSPECT]
                                                                                                                              addr2 cnt reg
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top_(REG_INTROSPECT)
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top_(REG_INTROSPECT)
                                                                                                                              addr3_cnt_reg
                                                                                                                               mem_size_reg
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top [REG_INTROSPECT] oversized pkt_cnt
UVM_INFO ./module_uvc/tb/router_test_lib.sv(377) @ 40200: uvm_test_top [REG_INTROSPECT] parity_err_cnt_reg
                                                                                                                              oversized_pkt_cnt_reg
UVM_INFO /home/cc/mnt/XCELIUM2309/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 40200: reporter [TEST_DONE] 'run' phase is ready to
```