



## **Digital Design Verification**

### **Lab Manual # 43– Register Level Modeling**

**Release: 1.0**

**Date: 20-Aug-**

**2024**

**NUST Chip Design Centre (NCDC), Islamabad, Pakistan**



**Copyrights** ©, NUST Chip Design Centre (NCDC). All Rights Reserved. This document is prepared by NCDC and is for intended recipients only. It is not allowed to copy, modify, distribute or share, in part or full, without the consent of NCDC officials.

## Revision History

Revision Number	Revision Date	Revision By	Nature of Revision	Approved By
1.0	20/08/2024	Saad Khan	Complete Manual	-



## Contents

Contents.....	2
Objective .....	3
Tools .....	3
Instructions for Lab Tasks .....	3
Task 1: Multichannel Sequences .....	4
Task 2: Creating a Scoreboard using TLM.....	5
Task 3: Router Module UVC .....	<b>Error! Bookmark not defined.</b>



## Objective

The objective of this lab is

## Tools

- SystemVerilog
- Cadence Xcelium

## Instructions for Lab Tasks

The submission must follow the hierarchy below, with the folder named after the student (no spaces), and the file names exactly as listed below.

```
./student_name_lab15/  
├── task1_rm_gen/  
│   ├── reg_verifier_dir/  
│   ├── README  
│   └── yapp_router_reg.xml  
├── task2_rm_integ/  
│   ├── sv/  
│   └── tb/  
├── router_rtl  
├── yapp  
├── hbus  
├── channel  
├── router_module_uvc /* ignore in case its in the sv directory */  
└── clk_and_reset
```



## Task 1: Generation

In this task, you will generate the Register Model using Cadence's reg\_verifier tool and execute a quick test to verify the model is correct.

Work in the directory lab15/task1\_rm\_gen:

1. View the IP-XACT XML register description file: yapp\_router\_regs.xml.
  - a. You are not expected to understand the file structure or syntax, but it is useful to be able to check basic information.

What is the access policy of the control register (ctrl\_reg)?  
Answer: \_\_\_\_\_

What is the access policy of the address 0 register (addr0\_cnt\_reg)?  
Answer: \_\_\_\_\_

2. View the reg\_verifier command line in the file README.txt:

```
reg_verifier
-domain uvmreg           Create a UVM register model
-top yapp_router_regs.xml Input IP-XACT file
-dut yapp_router_regs     Top component name in IP-XACT file
-out_file yapp_router_regs Output filename
-quicktest               Generate quick test
-cov                     Generate coverage code
-pkg yapp_router_reg_pkg Package name
```

3. Use copy-paste to execute the reg\_verifier command and create the register model. The files are generated in the subdirectory reg\_verifier\_dir/uvmreg.

- a. Change directory to reg\_verifier\_dir/uvmreg.
- b. Following files are generated by reg\_verifier:

yapp_router_regs_config.dat	Configuration information
yapp_router_regs_hdlpaths.dat	Path information for backdoor access
yapp_router_regs_rdb.sv	Register Model
cdns_uvmreg_utils_pkg.sv	Cadence utility package
quicktest.sv	UVM test to verify model

4. The quicktest option creates a test to create, print and reset the register model. We can edit this test to extract more model information. Edit quicktest.sv as follows:

- a. In the run phase method of class qt\_test, move model.print(); to after model.reset();. This allows us to print and check register reset values.
- b. Add the following line after the moved model.print(); line:

```
model.default_map.print();
```

This will print the address map for the HBUS interface. This is the only interface to the DUT registers, and so can be accessed through the default name of default\_map.

5. Run the test as follows:

```
make run_test
```

6. View the register model information in the simulator log file.

- a. Note the type of the model – yapp\_router\_regs\_t. You will need to create a handle of this type to integrate the register model into your testbench.



- b. The model print shows the hierarchy of a register block (router\_yapp\_regs) containing registers (e.g. en\_reg) which contain fields (e.g. router\_en). The model also contains the two memories. Use the model print to answer the following:  
What is the reset value of the plen field of ctrl\_reg? \_\_\_\_\_  
What is the size of the yapp\_pkt\_mem? \_\_\_\_\_  
What is the access policy of addr3\_cnt\_reg? \_\_\_\_\_
- c. The address map print (uvm\_reg\_map) shows the register addresses and memory starting addresses for access via the HBUS interface. Use the map print to answer the following:  
What is the address of mem\_size\_reg? \_\_\_\_\_  
What is the starting address of the packet memory? \_\_\_\_\_

## Task 2: Integration

In this task, you will:

- Instantiate the Register Model module in your testbench.
  - Run a simple test using a built-in register sequence.
1. We need a working set of lab files to integrate the register model. Use your latest completed lab – any lab from multiple UVC integration onwards can be used. Copy your selected lab into the lab15/task2\_rm\_integ directory.

2. Copy the following register model files from

lab15/task1\_rm\_gen/reg\_verifier\_dir/uvmreg into lab15/task2\_rm\_integ/tb:

```
yapp_router_regs_config.dat  
yapp_router_regs_hdlpaths.dat  
yapp_router_regs_rdb.sv  
cdns_uvmreg_utils_pkg.sv
```

3. Integrate the register model and adapter into the testbench (router\_tb.sv) as follows

(Hint some code is provided in the file rm\_integration.txt):

- a. Add local handles for the register model and HBUS adapter (from the HBUS UVC):

```
yapp_router_regs_t yapp_rm;  
hbus_reg_adapter reg2hbus;
```

- b. Add a field automation macro for the register model to the component utility:

```
`uvm_field_object(yapp_rm, UVM_ALL_ON)
```

- c. In the build phase, instantiate and configure the register model as follows:

- Create the register model instance
- Call the methods build and lock\_model on the instance to build the hierarchy, lock the model and create the address map.
- Then set the topmost hierarchical pathname for backdoor access to the DUT:  
yapp\_rm.set\_hdl\_path\_root("hw\_top.dut");
- Set auto (implicit) prediction for the model using the following code:  
yapp\_rm.default\_map.set\_auto\_predict(1);

- d. Finally, in build phase, create the HBUS adapter instance.



- e. In the connect phase, set the sequencer and adapter for the model address map:

```
yapp_rm.default_map.set_sequencer(  
    hbus.masters[0].sequencer, reg2hbus);
```

Where hbus is the instantiation name for the HBUS UVC in the testbench. Make this name to match your instantiation if it is different.

4. The register model package is in the file yapp\_router\_regs\_rdb.sv. Check the package name in the file and import the package into tb\_top.sv before referencing the router testbench.
5. Finally, you need to add the following register model files to your run.f file.

```
cdns_uvmreg_utils_pkg.sv  
yapp_router_regs_rdb.sv
```

Note that you do not need to compile the config and hdlpaths dat files. However, they must be in the tb directory as they are read by the register model package.

6. Copy the uvm\_reset\_test class from the file uvm\_reset\_test.sv to the end of router\_test\_lib.sv file. Note that the reset test:
- Creates an instance of the built-in sequence uvm\_reg\_hw\_reset\_seq.
  - Sets the model property of the sequence instance via a hierarchical pathname.
  - Uses a start method call to execute the sequence.
- a. Find the following line in uvm\_reset\_test and update the testbench (tb) and model (yapp\_rm) instance names to match your instances: reset\_seq.model = tb.yapp\_rm;
- b. Copy a default sequence setting for the clock and reset UVC from another test into the uvm\_reset\_test class build phase.
7. Edit run.f file to change UVM\_TESTNAME to uvm\_reset\_test and run a simulation. The reset sequence:
- Resets the register model.
  - Reads all the registers in the DUT
  - Compares the value read with the expected reset value from the register model.
- Carefully check the simulation output to confirm:
- The register model is printed as part of the testbench hierarchy.
  - There are no errors and any warnings are understood.

## Testing the Memory

There is a built-in register sequence to test memory, uvm\_mem\_walk\_seq, which executes a “walking-ones” algorithm. The sequence will automatically test all read-write memories in a register model. We can only use this to test the yapp\_mem, as the yapp\_pkt\_mem is read-only.

8. Create the memory test by modifying the file router\_test\_lib.sv as follows:
- a. Create a new test by copying uvm\_reset\_test and rename the test to uvm\_mem\_walk\_test. Remember to update the utility macro argument.
- b. Change all occurrences of uvm\_reg\_hw\_reset\_seq, in the uvm\_mem\_walk\_test test to uvm\_mem\_walk\_seq.
- c. Change the sequence handle name to something more meaningful.
9. Select the memory test by editing the run.f file.
10. Re-run the simulation. Check the log carefully to make sure there are no errors.
- The HBUS transactions should cover the whole address space of yapp\_mem, from ‘h1100 to ‘h11ff.
- For a 256 location memory, the test should result in 511 write and 255 read operations. Check you have the correct number of HBUS transactions reported in the summary.



11. There is an option to inject an error into the design. Re-run the simulation with the following command and check the error is detected by the test:

```
xrun -f run.f -define INJECT_ERROR
```

### Task 3: Simulation

In this task, you will:

- Use the register access methods to verify the accessibility and then the functionality of the router registers.

For simplicity, work in the directory lab15/task2\_rm\_integ/tb.

#### Access Verification

First we will test basic access for selected registers.

1. Create a new test in router\_test\_lib.sv, named reg\_access\_test by copying and modifying uvm\_reset\_test.
2. Declare a convenience handle for the register block (of type yapp\_regs\_c) and assign the handle to register block instance using a hierarchical pathname. Use the topology report from the previous lab to find the pathname. For example:

```
...
tb                router_tb ...          \\ testbench
  yapp_rm          yapp_router_regs...    \\ register model
    router_yapp_regs yapp_regs_c ...      \\ register block
      addr0_cnt_reg  addr0_cnt_reg_c...    \\ registers
...
```

3. Add register access calls to the test run phase to verify selected registers as follows:
  - a. Select one RW register and test as follows:
    - Front-door write a unique value.
    - Peek and check the DUT value matches the written value.
    - Poke a new value.
    - Front-door read the new value and check it matches.
  - b. Select one RO register and test as follows:
    - Poke a unique value.
    - Front-door read and check the value matches.
    - Front-door write a new value.
    - Peek and check the DUT value has not changed.
  - c. Use reports with verbosity UVM\_NONE to document each access.
4. Simulate reg\_access\_test with the -access rwc option (to allow back-door access) and check the results. What happens when you write to a RO register?

Note both en\_reg and ctrl\_reg contain reserved bits. The behavior of reserved bits in the router is undefined. Also, the mem\_size\_reg only processes the bottom 6 bits. This affects the values which can be written to and read from these registers.

In real life we would test all the registers by using introspection methods to create queues of RW and RO registers, and then executing the methods on every queue element.

#### Functional Verification.

To check the behavior of the registers, we will need to execute YAPP transactions in the test class.

5. Create a new test in router\_test\_lib.sv, named reg\_function\_test by copying and modifying reg\_access\_test.





Edit the test as follows:

- a. Declare a handle of the YAPP sequencer type and in the connect phase, assign the handle to your YAPP UVC sequencer instance using a hierarchical pathname.
- b. Declare a handle of your YAPP 012 sequence (which sends a packet to each channel) and create an instance in the build phase.
- c. Also in the build phase, add a default sequence setting for the Channel UVCs (to channel\_rx\_resp\_seq) by copying from a previous test.
- d. In the run phase, create the following stimulus (all register access should be front door unless specified otherwise):
  - Use write to set only the router enable bit in en\_reg.
  - Read the enable register to check the value.
  - Execute the YAPP 012 sequence instance using a start call. Start syntax is:  
`<sequence instance>.start(sequencer handle);`
  - Read all four address counter registers (addr0\_cnt\_reg to addr3\_cnt\_reg) and check they have not been incremented.
  - Set all the enable bits by writing 8'hff to en\_reg.
  - Execute the YAPP 012 sequence instance twice using a start call.
  - Read all four address counter registers (addr0\_cnt\_reg to addr3\_cnt\_reg) and check they have been incremented correctly.
  - Also use reads to check the parity error and oversized packet counters.
6. Finally, simulate reg\_function\_test and check for correct behavior.

### Automatic Checking on Read

Register verification can be simplified by enabling check-on-read, where a value read from the DUT is automatically checked against the register model value. However for RO registers, we will need to use manual prediction to set expected values into the model.

7. Enable automatic checking of read values against the mirrored value in the register model, by calling the following method at the start of the run\_phase():  
`<tb instance>.yapp_rm.default_map.set_check_on_read(1);`
8. Re-simulate. You should see errors on reading the RO counters, as the read DUT value does not match the register model value.
9. Use predict calls to assign the register model mirrored values with the expected results for the counters before reading the DUT register.
10. Re-simulate and check for correct behavior.

### Register Introspection

Carrying out repeated operations on individual registers is obviously inefficient and time-consuming.

The introspection methods allow us to extract lists (queues) of registers with common characteristics, directly from the Register Model. For example, a queue of Read-Only registers or all registers in a certain address range. We can then carry out operations on every element of the queue.

11. Use introspection methods and array selection operators to create:
  - a. A queue of all the RW registers.
  - b. A queue of all the RO registers.

Use methods to print the names of registers in the queues to check queue contents..