

# Assignment # 01

Name: Muhammad Imran Butt

Reg no: L1F24BSCS0546

Section # C8

Course: COAL

## Question # 01

Values of register before execution:

DS: 0xA1B9, SI: 0x0032, BP: 0x110

BP, SI: 0x0024, SS: 0x3C80

AX: 0xABCD, BX: 0x12C2

CX: 0xFEED, DX: 0x2032, ES: 0x1AB0

(a) Execute instructions and update registers, memory and calculate physical address.

i) Instructions:

Physical Address

MOV [BX+SI], CX

A2E76

MOV [BP+DI+0x0016], DX

3C958

MOV AX,[BX+DI]

A2E84

MOV [BX+SI+9D], CX

A2E7F

MOV DX, DS:[BP+SI+1ABCH]

A2E80

Registers after execution:

A blue ink drawing of a license plate. The top line reads "ATLANTA" and the bottom line reads "D-EAT".

$$\begin{array}{r} AX = 2312 \\ DX = F0FE \end{array}$$

## Memory after execution:

## b) Status of flags after execution:

MOV AL, 0x80

Add , AL, AL

Performing Binary addition

$$(80)_10 = (1000\ 0000)_2$$

$$AL = AL + AL$$

$$\begin{array}{r} 1000\ 000\ (0x80) \\ + 1000\ 000\ (0x80) \\ \hline (1000\ 000)_2 = (100)_10 \end{array}$$

$$\text{result } (0x100)_10 =$$

→ Since there's a carry in binary answer so carry flag (CF) will be set 1 and only lower 8-bits will be stored in AL and the carry will go to carry Flag (CF).

→ zero Flag (ZF) will be set to set since all the 8-bits are 0.

→ As both operand's sign was 1 (same) but the resultant (MSB) is 0 not the same then it means there's overflow so overflow Flag is set to 1

$$OF = 1$$

→ As the number of 1's in lower 8-bit is 0 zero which is considered as even number so count of ones is even and when the count of 1's is even the "parity flag" PF is set to 1.

$$PF = 1$$

→ As there's no carry on the nibble's (4th) bit so unsigned Flag AF is set to zero : AF=0

## Final Flags:

MOV AL, 0XB0	CF	ZF	SF	OF	PF	AF
ADD AL, AL	1	1	0	1	1	0



## Question # 2

### (a) Direct Addressing mode

.model small  
.stack 100h  
.data  
.code  
mov an, 07DEH  
mov ds, an  
mov [0001H], 0XBAD

### (b) Register indirect addressing mode

.model small  
.stack 100h  
.data  
.code  
mov an, 07DEH  
mov ds, an  
mov bn, 0001h  
mov [bn], 0XBAD

## (C) Register relative base plus index addressing mode

- model small
- stack 100h
- data
- code

```
mov ax, 07DEh  
mov ds, ax  
mov bx, 0000h  
mov si, 0000h  
mov [bx + si + 1h], 0x0BAD
```



### Question # 03

1) Mov 0x1234, AX, Invalid

**Reason:** Because we can't move the value of ax into a constant literal. So in order to move data from ax register to a memory address we should round it with brackets like: Mov [0x1234], ax

2) Mov, ax, [cu], Invalid

**Reason:** Because assembler only allows base and index register as memory address inside brackets but cu is not one of them.

3) Mov al, [bl + 1], Invalid

**Reason:** Because the BL is of 8-bit and only 16-bit (base/index) registers can hold memory address. So BL isn't allowed.

4) Add DX, [BX + DX + 2], Invalid

**Reason:** DX register is not allowed in memory addressing inside brackets only base/index registers are allowed.

5) Mov, CS, AX , Invalid

**Reason:** According to rules CS register can't be in a destination operand.

6) Add num1, num2 , invalid

**Reason:** both operands can't be memory locations at the same time. At least one operand must be a register or an immediate value. CPU (8086 processor) can't perform memory to memory arithmetic directly.

7) Mov DS, 0XF20, Invalid

**Reason:** Because we can't assign immediate value directly to a segment register.

8) Add ax, BL , Invalid

**Reason:** Both operand ax, BL have size difference so it's not allowed.

9) Mov BL, SI , Invalid

**Reason:** Both operand BL, SI have size difference so it's not allowed.

10) MOV AX,[BP+BX] , Invalid

**Reason:** Two Base registers can't be used in the [] at the same time.

11) Mov Dx, [SI+DI], Invalid

**Reason:** Two index registers can't be used in the [] at the same time.

12) Add Bn, [number + CX], Invalid

**Reason:** CX register is not allowed here in []  
only base/index registers.

13) Mov [0x1234], B2 , valid

**Reason:** If we write [0x1234] without specifying  
the size, the assembler infers the size from the  
register we are using.

14) Mov An, [Bn + SI + 4], valid

**Reason:** It uses Base + Index + displacement  
addressing which is allowed.

→ END ←

# (a) Q.S 1 calculations working:

i) BX + SI

DS: A1B9

$$\begin{array}{r} 12C2 \\ + 0024 \\ \hline 12E6 \end{array}$$

$$DS \times 10h = A1B90$$

$$\begin{array}{r} A1\overset{1}{B}90 \\ + 12E6 \\ \hline A2E76 \end{array}$$

$$23 - 16 = 7$$

Physical address: A2E76

ii) BP + DL + 0016

$$\begin{array}{r} 0110 \\ 0032 \\ \hline 0142 \\ 0016 \\ \hline 0158 \end{array}$$

Ax SS = 3C80

$$SS \times 10h = 3C800$$

s.

$$\begin{array}{r} 3C800 \\ + 0158 \\ \hline 3C958 \end{array}$$

Physical address: 3C958

iii

$$BX + DI$$

$$\begin{array}{r} 12C2 \\ 0032 \\ \hline 12F4 \end{array}$$

as  $DS \times 10h = A1B90$

so  $\begin{array}{r} A1\overset{0}{B}90 \\ 12F4 \\ \hline A2E84 \end{array}$

$$15+9=24$$

$$24-16=8$$

**Physical address = A2E84**

iv)  $BX + SI + GD$  as  $GD = 09h$

as we calculate  $BX + SI$  in first instruction so

$BX + SI = 12E6$

so  $\begin{array}{r} 12E6 \\ 0009 \\ \hline 12EF \end{array}$

$DS \times 10h = A1B90$

so  $\begin{array}{r} A1\overset{0}{B}90 \\ 12EF \\ \hline A2E7F \end{array}$

$$\begin{array}{r} 15+9=23 \\ 23-16=7 \end{array}$$

**Physical address = EDEF A2E7F**

v)  $BP + SI + 11BCH$

$$\begin{array}{r} BP + SI = 0110 \\ 0024 \\ \hline 0134 \end{array}$$

$$\begin{array}{r} 11BC \\ \hline 12F0 \end{array}$$

$$16-16=0$$

as  $DS \times 10h = A1B90$  so,

$$\begin{array}{r} A1\overset{0}{B}90 \\ 12F0 \\ \hline A2E80 \end{array}$$

$$\begin{array}{r} 15+9=24 \\ 24-16=8 \end{array}$$

**Physical address = A2E80**