

Assignment # 01

Name: Muhammad Imran Butt

Reg no: L1F24BSCS0546

Section# C8

Course: COAL

Question # 01

Values of register before execution:

DS: 0xA1B9, DI: 0x0032, BP: 0x110

~~BP~~ SI: 0x0024, SS: 0x3C80

AX: 0xABCD, BX: 0x12C2

CX: 0xFEEF, DX: 0x2032, ES: 0x1AB0

(a) Execute instructions and update registers, memory and calculate physical address.

i) Instructions:

Physical Address

MOV [BX+SI], CX

A2E76

MOV [BP+DI+0x0016], DX

3C958

MOV AX, [BX+DI]

A2E84

MOV [BX+SI+9D], CX

A2E7F

MOV DX, DS:[BP+SI+11BCH]

A2E80

Registers after execution:

~~AX = 2312~~
~~DX = F0FE~~

AX = 2312
DX = F0FE

Memory after execution:

| Address | 0x0 | 0x1 | 0x2 | 0x3 | 0x4 | 0x5 | 0x6 | 0x7 | 0x8 | 0x9 | 0xA | 0xB | 0xC | 0xD | 0xE | 0xF |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0x1A8D:0x0120 | | | | | | | | | | | | | | | | |
| 0x1A8D:0x0130 | | | | 50 | 56 | 78 | AB | | | | | | | | | |
| 0x1A8D:0x0140 | | | | | | | | | | | | | | | | |
| 0x3C80:0x0150 | | | | | | | | 20 | 32 | 20 | | | | AB | CD | |
| 0x3C80:0x0160 | | | | | | | | | | | | | | | | |
| 0xA1B9:0x12ED | | | | | | | ED | FE | 64 | | | | | 40 | ED | |
| 0xA1B9:0x12F0 | FE | F0 | 50 | 30 | 12 | 23 | 45 | | | | | | | | | |
| 0xA1B9:0x1300 | | | | | | | | | | | | | | EE | 81 | |

b) status of flag after execution:

MOV AL, 0x80

Add, AL, AL

Performing Binary addition

$$(80)_{16} = (1000\ 0000)_2$$

$$AL = AL + AL$$

$$1000\ 000\ (0x80)$$

$$+ 1000\ 000\ (0x80)$$

$$\hline (1\ 0000\ 000)_2 = (100)_{16}$$

$$\text{result } (0x100)_{16} =$$

→ Since there's a carry in binary answer so carry flag (CF) will be set 1 and only lower 8-bits will be store in AL and the carry will go to carry flag (CF).

→ Zero Flag (ZF) will be set to 0 since all the 8-bits are 0.

→ As both operand's sign was 1 (same) but the resultant (MSB) is 0 not the same then it means there's overflow so Overflow Flag is set to 1
 $OF = 1$

→ As the number of 1's in lower 8-bit is 0 zero which is considered as even number so count of ones is even and when the count of 1's is even the "parity flag" PF is set to 1.

$$PF = 1$$

→ As there's no carry on the nibble's (4th) bit so Auxiliary Flag AF is set to zero: $AF = 0$

Final Flags:

| | | | | | | |
|--------------|----|----|----|----|----|----|
| MOV AL, 0xB0 | CF | ZF | SF | OF | PF | AF |
| ADD AL, AL | 1 | 1 | 0 | 1 | 1 | 0 |



Question # 2

(a) Direct Addressing mode

- model small
- stack 100h
- data
- code

mov ax, 07DEH

mov dx, ax

mov [0001H], 0X0BAD

(b) Register indirect addressing mode

- model small
- stack 100h
- data
- code

mov ax, 07DEh

mov dx, ax

mov bx, 0001h

mov [bx], 0X0BAD

(C) Register relative base plus index addressing mode

- model small
- stack 100h
- data
- code


mov cx, 07DEh

mov ds, cx

mov bx, 0000h

mov SI, 0000h

mov [bx + SI + 1h], 0x0BAD



Question # 03

1) Mov 0x1234, AX, **Invalid**

Reason: Because we can't move the value of cx into a constant literal. so in order to move data from cx register to a memory address we should round it with brackets like: Mov [0x1234], cx

2) Mov, cx, [cx], **Invalid**

Reason: Because assembler only allows base and index register as memory address inside brackets but cx is not one of them.

3) Mov al, [bx + 4], **Invalid**

Reason: Because the BL is of 8-bit and only 16-bit (base/Index) registers can hold memory address. so BL isn't allowed.

4) Add DX, [BX + DX + 2], **Invalid**

Reason: DX register is not allowed in memory addressing inside brackets only base/Index registers are allowed.

5) `Mov, CS, AX` , Invalid

Reason: According to rules CS register can't be in a destination operand.

6) `Add num1, num2` , invalid

Reason: both operands can't be memory locations at the same time. At least one operand must be a register or an immediate value. CPU (8086 processor) can't perform memory to memory arithmetic directly

7) `Mov DS, 0x720` , Invalid

Reason: Because we can't assign immediate value directly to a segment register.

8) `Add ax, BL` , Invalid

Reason: Both operand `ax, bl` have size difference so it's not allowed.

9) `mov BL, SI` , Invalid

Reason: Both operand `BL, SI` have size difference so it's not allowed.

10) `MOV AX, [BP+BX]` , Invalid

Reason: Two Base registers can't be used in the `[]` at the same time.

11) `Mov Dx, [SI+DI]` , Invalid

Reason: Two index registers can't be used in the `[]` at the same time.

12) Add bn, [number + Cx] , Invalid

Reason: Cx register is not allowed here in [] only base/index registers.

13) Mov [0x1234], B2 , valid

Reason: If we write [0x1234] without specifying the size, the assembler infers the size from the register we are using.

14) Mov AX, [BX + SI + 4] , valid

Reason: It uses Base + Index + displacement addressing which is allowed.

→ END ←

Q.5 1 calculations working:

i) $Bx + SI$

DS: $A1B9$

$$\begin{array}{r} 12C2 \\ + 0024 \\ \hline 12E6 \end{array}$$

DSx $10h = A1B90$

$$\begin{array}{r} A1B90 \\ 12E6 \\ \hline \end{array}$$

A2E76

$$23-16 = 7$$

Physical address: A2E76

ii) $BP + DI + 0016$

$$\begin{array}{r} 0110 \\ 0032 \\ \hline 0142 \\ 0016 \\ \hline 0158 \end{array}$$

AX SS = 3C80

SSx $10h = 3C800$

$$\begin{array}{r} 3C800 \\ 0158 \\ \hline \end{array}$$

3C958

Physical address: 3C958

iii)

$$BX + DI$$

$$\begin{array}{r} 12C2 \\ 0032 \\ \hline 12F4 \end{array}$$

as $DS \times 10h = A1B90$

$$\begin{array}{r} 10 \\ A1B90 \\ 12F4 \\ \hline A2E84 \end{array}$$

$$15 + 9 = 24$$

$$24 - 16 = 8$$

Physical address = A2E84

iv) $BX + SI + 9D$

as $9D = 09h$

as we calculate $BX + SI$ in 2nd instruction so

$$BX + SI = 12E6$$

$$\begin{array}{r} 12E6 \\ 0009 \\ \hline 12EF \end{array}$$

$DS \times 10h = A1B90$

$$\begin{array}{r} 10 \\ A1B90 \\ 12EF \\ \hline A2E7F \end{array}$$

$$14 + 9 = 23$$

$$23 - 16 = 7$$

Physical address = ~~12EF~~ A2E7F

v) $BP + SI + 11BCH$

$$\begin{array}{r} BP + SI = 0110 \\ 0024 \\ \hline 0134 \\ 11BC \\ \hline 12F0 \end{array}$$

$$16 - 16 = 0$$

as $DS \times 10h = A1B90$ so,

$$\begin{array}{r} 10 \\ A1B90 \\ 12F0 \\ \hline A2E80 \end{array}$$

$$15 + 9 = 24$$

$$24 - 16 = 8$$

Physical address: A2E80