


## Digital Project Design

## Data Path






## State Diagram



## Circuit Diagram



Control Pin Assignment

					J											
	MI	W2	WS	W4	WS	W6	W7		<u>мао</u>	191	M9	2_H	100_H10	94-		
So	1	1	0	ı	ι	1	1		M92 X	1191 X			M101 X	M100	C	2
S1	1	l	(	l	0	0	0		X	X		X	X	× -		
S2	l	1,	t	l	0	1	1	-	0	1	-	-0	-1	0		
53		l	l	0	1	l	1		- X-	X		X	X	_ X .	0	0
Sol	0	1	1	1	1	1	ı	1		1		1	0-	_1		
54	1	l	l	l	0	1	1	-	0	0		1	1	0_	智	8
C	1	,		_						_					0	0
S5		l	-	0	l	1	l		X		X	X	X	X		
56	丛	坐	*	0	土	1	1		×		X	X	X	×		
57	ı	t	l	l	(	0	l	_	0		D	\$	1	1		
S8	1	\$	1	1	0	1	1		×		×	X				
.59	ı	D	1	ı	1	1	1		×		X	X	×	×	- c	0
510	1	1	l	0	1	ı	1		1	×	X	X	×			
SII	ı	1	ı	1	1	. 0	ı			0	1	6				
S12		ı	1	_0	0	l	1			1	0	6	0			
SI3	l	1	ı	-1-	10	0	9/4			1	0	0	0			
514	l	l	l	13	100	-B D	0	- V9/8	100	0	1	1	1	100	No.	-
\$15	0	ι	1	ı	1	- 1	ſ	1		)	0	0				
516	l	ı	l	0	l	0	1			X	x	×	- 51			_
913	Soa	nnæ	d 1	ith <b>x</b>	左	\$	소			X	X					
-63	Ca	mSc	ann	er			5 &	Appendix of the second		, -	^	X		XX		

S16 X X X 10 0 X 0 0 X X 0 0 X	\$0 \$2 \$3 \$4 \$5 \$6 \$7 \$8 \$6 \$7 \$10 \$12 \$13 \$14 \$15	3 X X X X X X X X X X X X X X X X X X X	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	MAXXXXX DO O Y. I X X	1 ×	MXXXXXIXOOXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	× × / ×	X I I V X X I	SXXXXIII OXXX	X	× × × × × × × × × × × × × × × × × × ×	X X X	NXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XX XOX XX X X X X X X X X X X X X X X X	MX YOXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
	\$15	3	X X	_	(	5		X	0	× 0	*	X	×	×	×	