Department of Electrical and Electronic Engineering Shahjalal University of Science and Technology

EEE 222: Electronic Circuit Simulation Laboratory EXPERIMENT NO: 10


Name of the Experiment: DIGITAL SIMULATION OF MULTIPLEXERS (MUX)


OBJECTIVES:

The objectives of this experiment are to

- ➤ Simulate the output of a 4-to-1 line MUX
- ➤ Simulate the output of a 4-to-1 line MUX from a Mod-10 counter

THEORY:





*Header File; This line must be a comment line D3 D2 D1 D0

*Signaql Attribute

0000 0000

+.5us 0001

+.25us 0100

+.5us 1001

+1us 1010

+.5us 0011

+1us 1000

+.5us 1101

*Header File; This line must be a comment line D3 D2 D1 D0

*Signaql Attribute

Ous 0000

+.5us 0001

+.25us 0100


+.5us 1001

+1us 1010

+.5us 0011

+1us 1000

+.5us 1101



*Header File; This line must be a comment line D3 D2 D1 D0

*Signaql Attribute

0us 0000

+.5us 0001

+.25us 0100

+.5us 1001

+1us 1010

+.5us 0011

+1us 1000

+.5us 1101

*Header File; This line must be a comment line

D3 D2 D1 D0

*Signaql Attribute

0us 0000

+.5us 0001

+.25us 0100

+.5us 1001

+1us 1010

+.5us 0011

1000 +1us

+.5us 1101

*Header File; This line must be a comment line

D3 D2 D1 D0

*Signaql Attribute

0us 0000

+.5us 0001

+.25us 0100

+.5us 1001

1010 +1us

+.5us 0011

+1us 1000

+.5us 1101

