

Department of Electrical and Electronic Engineering  
Shahjalal University of Science and Technology

**EEE 222: Electronic Circuit Simulation Laboratory**  
**EXPERIMENT NO. 05**

**PART- A**

**Name of the Experiment: STUDY OF JFET SMALL SIGNAL AMPLIFIER.**

**OBJECTIVE**

The objective of this experiment is to simulate for studying the performance of the Common Source (CS) and Common Drain (CD) JFET small signal amplifiers.


**INTRODUCTION**

The input impedance of the JFET is very high since the gate-to-channel junction is always reverse biased. FET's are therefore useful in the design of high-input-impedance amplifiers. In this experiment we shall study two configurations of FET amplifiers: the common-source circuit, and the common-drain or source follower. In addition to its application in amplifier design, JFETs are very useful as voltage controlled resistances.

In the triode, region, the  $I_D$ - $V_{DS}$  characteristics have high slope and approximate straight lines for small  $V_{DS}$ . Furthermore, these straight lines pass through the origin. This linear resistance region of operation enables the application of the JFET as an analog switch. Switching of analog signals is required in many applications such as the multiplexing of a number of signal sources, onto single pair of wires, and the chopping of a low frequency square wave. The latter technique is used in the design of a special type of highly stable amplifiers (called chopper-stabilized amplifiers).

**1. The JFET as an Amplifier**

To understand the basis for the operation of the JFET as an Amplifier, consider the circuit of Figure 1.



**Fig.1.**

$$v_{GS} = V_{GS} + v_{gs} \quad (1)$$

Assuming that the FET will remain in pinch off at all times, which is achieved by keeping  $v_{DS}$  higher than  $v_{GS}$  by at least  $|V_p|$  (pinch-off voltage), that is

$$v_{DS} \geq v_{GS} + |V_p| \quad (2)$$

It can be shown that

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2 \quad (3)$$

And for

$$\frac{v_{gs}}{V_p} \ll 1 \quad (4)$$

$$i_d = \left(\frac{2I_{DSS}}{-V_p}\right) \left(1 - \frac{V_{GS}}{V_p}\right) v_{gs} \quad (5)$$

Thus, the signal current is linearly related to the signal voltage  $v_{gs}$ , which is a requirement in a linear amplifier and which is obtained under the small signal condition of equation (4). The constant relating  $i_d$  to  $v_{gs}$  is the trans-conductance  $g_m$ ,

$$g_m = \frac{i_d}{v_{gs}} = \left(\frac{2I_{DSS}}{-V_p}\right) \left(1 - \frac{V_{GS}}{V_p}\right) \quad (6)$$

Recalling that for n-channel FET's  $V_p$  is a negative number and  $V_{GS}$  is also negative, it is seen that  $g_m$  is positive; a comforting result. Note that  $g_m$  is determined by the FET parameters  $I_{DSS}$  and  $V_p$ , as well as by the DC operating point. We may write.

$$g_m = \left(\frac{2I_{DSS}}{-V_p}\right) \sqrt{\frac{I_D}{I_{DSS}}} \quad (7)$$

It follows that  $g_m$  will be highest if the FET is biased at  $V_{GS} = 0$  (or,  $I_D = I_{DSS}$ ). This maximum value of  $g_m$  is denoted  $g_{m0}$  and is given by.

$$g_{m0} = \left(\frac{2I_{DSS}}{-V_p}\right) \quad (8)$$

## 2. The Common Source Amplifier

Fig. 2 shows the common source amplifier where the FET is biased using a combination of fixed bias and self-bias. The fixed bias voltage  $V_{GG}$  is derived from  $V_{DD}$  via the voltage divider  $R_{G1}$ ,  $R_{G2}$ .

$$V_{GG} = V_{DD} \frac{R_{G2}}{R_{G1} + R_{G2}} \quad (9)$$

The self-bias is obtained by connecting a resistance  $R_s$  in the source load. We shall assume that a DC drain current  $I_D$  is established and that the value of  $R_d$  is such that the FET remains in pinch-off at all times. The signal  $V_i$  is obtained from a source having a resistance 'R' and is coupled to the gate through a capacitor  $C_1$  should be chosen such that its reactance is very small at the frequency band of interest.

The output voltage signal at the drain is coupled to a load resistance  $R_L$  through another capacitor  $C_2$ . The value of  $C_s$  should be chosen such that its reactance is very small at the frequencies of interest. At low frequencies  $C_s$  will no longer be a perfect signal bypass.

To evaluate the gain of the common source amplifier we ignore all capacitive effects. The input resistance  $R_{in}$  is given by (see Fig. 2),

$$R_{in} = R_{G1} // R_{G2} = \frac{R_{G1} R_{G2}}{R_{G1} + R_{G2}} \quad (10)$$

Thus, we may use the voltage divider rule to evaluate the signal  $v_{gs}$ ,

$$v_{gs} = v_i \frac{R_{in}}{R + R_{in}} \quad (11)$$

The drain current signal  $i_d$  will be  $i_d = g_m v_{gs}$ , and will flow into an effective load resistance  $R_L$  given by,

$$R'_L = R_d // R_L // r_o \quad (12)$$

Thus, the stage gain is given by,

$$\frac{v_o}{v_i} = -\left(\frac{R_m}{R + R_{in}}\right) g_m R'_L \quad (13)$$

### 3. The Common Drain Amplifier

Fig. 3 shows the JFET used in a source follower (common-drain) configuration. Because of its high impedance the JFET is an ideal device for such an application. Note, however, that since the signal is capacitively coupled to the gate, a resistor  $R_G$  had to be introduced in order to provide DC continuity for the gate. The input resistance of the source follower will be approximately equal to  $R_G$ . Thus, the signal voltage at the gate will be,

$$v_g = v_i \frac{R_G}{R + R_G} \quad (14)$$

And the output voltage is obtained as,

$$v_o = v_g \frac{R_S // R_L}{(1/g_m) + R_S // R_L} \quad (15)$$

Equations (14) and (15) can be combined to obtain the gain,

$$\frac{v_o}{v_i} = \frac{R_G}{R + R_G} \frac{R_S // R_L}{(1/g_m) + R_S // R_L} \quad (16)$$

Thus the gain is less than, but usually close to unity.

To calculate the output resistance of the source follower we ground the signal source, the result is

$$R_{out} = R_S // (1/g_m) \quad (17)$$

Which is usually quite small.

## PROCEDURE

### Small Signal Analysis of JFET as CS amplifier




Fig.2. Circuit for Small signal analysis using JFET as CS Amplifier

- 1.1. Draw the circuit shown in Fig. 2.
- 1.2. By choosing **Setup analysis**, mark **Bias Point Detail** and **Transient**.
- 1.3. Choose appropriate step and stop time.
- 1.4. Run the simulation and click on the **Enable Bias Voltage Display** and **Enable Bias Current Display** icons. Note  $I_{DSQ}$  and  $V_{GSQ}$ . Compare this with theoretical values.
- 1.5. Draw the small signal equivalent circuit [Homework]
- 1.6. Obtain the voltage gain for the circuit ( $v_o/v_s$ ) from the display in probe.
- 1.7. Remove  $C_s$  and calculate the voltage gain. Compare it with the result of step 6. What is the effect of  $C_s$  on the gain?
- 1.8. Reconnect  $C_s$  and connect a resistance of 100 k $\Omega$  of in series with the source. Calculate the new voltage gain.
- 1.9. From step 6 and 8 calculate input resistance of the amplifier.
- 1.10. With  $C_s$  connected, set the load resistance  $R_L = 1\text{M}\Omega$  and calculate the voltage gain. Use the result of step 8 to calculate the output resistance.

## Small Signal Analysis of JFET as CD amplifier




Fig.3. Circuit for Small signal analysis using JFET as CD Amplifier

- 2.1. Draw the circuit shown in Fig. 3.
- 2.2. By choosing **Setup analysis**, mark **Bias Point Detail** and **Transient**.
- 2.3. Choose appropriate step and stop time.
- 2.4. Run the simulation and click on the **Enable Bias Voltage Display** and **Enable Bias Current Display** icons. Note  $I_{DSQ}$  and  $V_{GSQ}$ . Compare this with theoretical values.
- 2.5. Draw the small signal equivalent circuit [Homework]
- 2.6. Obtain the voltage gain for the circuit ( $v_o/v_s$ ) from the display in probe.
- 2.7. Simulate the circuit of Fig. 3 for obtaining the gain-frequency characteristic for the frequency range 10Hz-1MHz.

## PART- B


### Name Of The Experiment: STUDY OF BIASING AND FREQUENCY RESPONSE OF AN INTEGRATED CIRCUIT MOS AMPLIFIER.

#### OBJECTIVE

To familiarize with biasing of Integrated MOSFET and frequency response of a Current Source (CS) Amplifier.

#### THEORY

A typical common source amplifier is shown in Fig. 4.



Q<sub>2</sub> and Q<sub>3</sub> are p MOSFET.  
Consider Q<sub>3</sub> and Q<sub>2</sub> are identical

**Fig.4.**

When Q<sub>3</sub> operates in saturation

$$I_{REF} = I_{D3} = \frac{\mu_p C_{ox}}{2} \left( \frac{W}{L} \right)_3 [V_{SG3} - |V_{tp}|]^2 (1 + \lambda V_{DS3}) \quad (1)$$

When Q<sub>2</sub> is in saturation

$$I_{D2} = \frac{\mu_p C_{ox}}{2} \left( \frac{W}{L} \right)_2 [V_{SG2} - |V_{tp}|]^2 (1 + \lambda V_{DS2}) \quad (2)$$

$$\text{Here, } V_{SG3} = V_{SG2} = V_{SG} \quad (3)$$

$$\text{Now for, } I_{D2} = I_{REF}, V_{DS3} = V_{DS2} = V_{GS3} = V_{GS} = -V \quad (4)$$

$$\text{But } V_0 = V_{DD} - V_{SD2} = V_{DD} - V \quad (5)$$


We can write

$$V_0 = V_{DD} - V_{SG} \quad (6)$$

Q<sub>1</sub> also must operate in saturation.

$$I_{D1} = I_{REF} = \frac{\mu_n C_{ox}}{2} \left( \frac{W}{L} \right)_1 (V_I - V_m)^2 (1 + \lambda v_0) \quad (7)$$

## A-C EQUIVALENT CIRCUIT



**Fig.5.**

It can be shown that,  $V_o = -gm_1 v_{gs1} (r_{01} \parallel r_{02})$

$$\text{Hence, } A_v = \frac{v_o}{v_{gs1}} = \frac{v_o}{v_i} = -gm_1 (r_{01} \parallel r_{02}) \quad (8)$$

$$\text{where, } gm_1 = \sqrt{2\mu_n C_{ox} \left(\frac{W}{L}\right)_1} I_{REF}$$

$$r_{01} = \frac{|V_{A1}|}{I_{REF}} \quad \text{and} \quad r_{02} = \frac{|V_{A2}|}{I_{REF}} \quad [V_A \text{ is the early voltage}]$$

We can also write,

$$A_v = -\frac{\sqrt{2\mu_n} C_{ox} \left(\frac{W}{L}\right)_1}{\frac{1}{|V_{A1}|} + \frac{1}{|V_{A2}|}} \cdot \frac{1}{\sqrt{I_{REF}}} \quad (9)$$

$$\text{Therefore, } A_v \propto \frac{1}{\sqrt{I_{REF}}}.$$

PROCEDURE




Fig.6.

- a) Draw the circuit in Fig. 6. Set value of Rbreak to 10kΩ.
- b) Note the value of  $V_{GS}$ ,  $V_{DS}$  and  $I_D$  for determining the value of early voltage,  $V_A$ .
- c) Replace the p-MOSFET (IRF9140) with n-MOSFET (IRF140). Following the steps in (b-d), find the value of early voltage for the n-MOSFET.
- d) Draw the circuit in Fig.7. Set value of Rbreak to 10kΩ.





Fig.7.

- e) Vary the resistance R1 from 0.1 kΩ to 20 kΩ. [For varying R1, choose **Rbreak** from part list, then from DC sweep select **Model Parameter** as sweep variable type. Use RES as **Model type**, Rbreak as **Model name** and R as **Param. Name**. Vary R from 0.1 to 2 in steps of 0.1.]
- f) Determine the value of R1 ( = R x 10kΩ) for which the value of  $I_{R2}$  is 1mA. Replace Rbreak with a resistance having the determined value.
- g) Note  $V_{DS3}$ ,  $V_{DS2}$ ,  $V_{GD2}$ .





**Fig.8.**

- h) Draw the circuit in Fig.8.
- i) Vary  $V_{gs}$  from 0 to 5 V, and obtain the value of  $V_{gs}$  ( $= V_1$ ) for which  $I_{M1}$  is 1mA.
- j) Set  $V_{gs} = V_1$ .
- k) Insert sinusoidal signal  $V_i \cong 5\text{mV}$  peak between  $V_{gs}$  and the gate of M1.
- l) Vary only frequency of the input signal from 1Hz and observe output wave.
- m) Measure -3 dB frequency.
- n) Determine  $r_{01}$  and  $r_{02}$ .