Department of Electrical and Electronic Engineering
Shahjalal University of Science and Technology

EEE 222: Electronic Circuit Simulation Laboratory

EXPERIMENT NO: 10

Name of the Experiment: DIGITAL SIMULATION OF MULTIPLEXERS (MUX)

OBJECTIVES:

The objectives of this experiment are to

- Simulate the output of a 4-to-1 line MUX
- Simulate the output of a 4-to-1 line MUX from a Mod-10 counter

THEORY:





***Header File; This line must be a comment line**
D3 D2 D1 D0

***Signaql Attribute**
0us 0000
+.5us 0001
+.25us 0100
+.5us 1001
+1us 1010
+.5us 0011
+1us 1000
+.5us 1101

***Header File; This line must be a comment line**
D3 D2 D1 D0

***Signaql Attribute**
0us 0000
+.5us 0001
+.25us 0100
+.5us 1001
+1us 1010
+.5us 0011
+1us 1000
+.5us 1101



***Header File; This line must be a comment line**
D3 D2 D1 D0

***Signaql Attribute**
0us 0000
+.5us 0001
+.25us 0100
+.5us 1001
+1us 1010
+.5us 0011
+1us 1000
+.5us 1101
***Header File; This line must be a comment line**
D3 D2 D1 D0

***Signaql Attribute**
0us 0000
+.5us 0001
+.25us 0100
+.5us 1001
+1us 1010
+.5us 0011
+1us 1000
+.5us 1101
***Header File; This line must be a comment line**
D3 D2 D1 D0

***Signaql Attribute**
0us 0000
+.5us 0001
+.25us 0100
+.5us 1001
+1us 1010
+.5us 0011
+1us 1000
+.5us 1101




U6:S0
U6:S1
U6:ZB
U6:ZA
U5:Y0
U5:Y1
U5:Y2
U5:Y3
U5:Y4
U5:Y5
U5:Y6
U5:Y7
U5:Y8
U5:Y9
U1:CLK
{W[3:0]}
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 *
0s
4us
8us
12us
16us
Time