Department of Electrical and Electronic Engineering Shahjalal University of Science and Technology

EEE 222: Electronic Circuit Simulation Laboratory EXPERIMENT NO: 09


Name of the Experiment: DIGITAL SIMULATION OF DECODERS


OBJECTIVES:


The objectives of this experiment are to


- ➤ Simulate the output of a 4-to-16 line decoder
- ➤ Simulate the output of a 4-to-10 line (Mod-10) decoder

THEORY:









*Header File; This line must be a comment line D3 D2 D1 D0

*Signaql Attribute

0000 0000

+.5us 0001

+.25us 0100

+.5us 1001


+1us 1010

+.5us 0011

+1us 1000

+.5us 1101

*Header File; This line must be a comment line D3 D2 D1 D0 *Signaql Attribute Ous 0000 +.5us 0001 +.25us 0100 +.5us 1001 +1us 1010 +.5us 0011 +1us 1000 +.5us 1101



*Header File; This line must be a comment line D3 D2 D1 D0

```
*Signaql Attribute
0us 0000
+.5us 0001
+.25us 0100
+.5us 1001
+1us 1010
+.5us 0011
+1us 1000
+.5us 1101
*Header File; This line must be a comment line
D3 D2 D1 D0
```

*Signaql Attribute

0us 0000 +.5us 0001 +.25us 0100 +.5us 1001 +1us 1010 +.5us 0011 +1us 1000 +.5us 1101 *Header File; This line must be a comment line D3 D2 D1 D0

*Signaql Attribute

0000 ous

+.5us 0001

+.25us 0100

+.5us 1001 +1us 1010 +.5us 0011 +1us 1000

