

Q.1: Draw the internal architecture of 8086 up and discuss the operation of EU and BIU.

Architecture of 8086:

To improve the performance by implementing the parallel processing concept the CPU of the 8086 is divided into two sections. They are Execution Unit (EU) and Bus Interface Unit (BIU).

The Execution Unit:

The Execution Unit consists of a control system, a 16-bit ALU, 16-bit flag register and four general purpose registers (AX , BX , CX , DX), pointer registers (SP , BP) and index registers (SI , DI) of each 16-bits.

The control circuitry controls the internal operations. The decoder in the EU decodes the instructions fetched from the memory into a series of actions. The ALU can add, subtract, perform operations like logical AND, OR, XOR, increment, decrement, complement and shifting the binary numbers.

The BUS INTERFACE UNIT:


The BIU consists of a 6-byte long instruction register and four stack segment registers.

SHOT ON MI A1

MI DUAL CAMERA

(ES, CS, SS, DS), one instruction pointer (IP) and an adder circuit to calculate the 20 bit physical address a location. It will perform all the external bus operations. They are fetching the instructions from the memory, read/write data from/into memory or port and also supporting the instruction queue etc. The BIU fetches up to six instruction bytes from the memory and stores these pre-fetched bytes in a first-in-first out register set called queue. This will increase the overall speed of microprocessor. Fetching the next instruction while the current instruction executes is called pipelining or parallel processing.

8086 ARCHITECTURE



EXECUTION UNIT

SHOT ON MI A1
MI DUAL CAMERA

Q.2: Discuss the register structure of 8086 CPU.

Register Structure:


- The 14 registers of 8086 CPU are categorized into four groups:
- General purpose registers.
 - Pointers and index registers.
 - Segment registers.
 - Flag registers.

The table of all registers are given below:

Type	Register width	Name of the registers
1 General purpose registers	16 bit	AX, BX, CX, DX.
2 Pointer registers	8 bit	AL, AH, BL, BH, CL, CH, DL, DH.
3 Index registers	16 bit	SP, BP
4 Segment registers	16 bit	CS, DS, SS, ES.
5 Instruction	16 bit	IP
6 Flag registers	16 bit	Flag registers

The explanation of register structure are given below

Some of them are described briefly:



General purpose registers:

There are four 16-bit general purpose registers namely AX, BX, CX and DX which are part of execution unit. These registers can be used individually for storing 16-bit data temporarily. The AL register is also called the ~~accumulator~~ accumulator. The registers also namely (AH, AL); (BH, BL); (CH, CL); (DH, DL). The pairs of registers can be used together to store 16-bit data words. Here L indicates the lower byte and H indicates the higher byte. X indicates the extended register. The general purpose registers are used for data manipulations.

Pointer and index register:

The other 4 registers of EU are referred to as index/pointer registers. They are stack pointer register, base pointer register, source index register and destination index registers. The pointer registers contain the offset within a particular segment.

The BP and SP registers hold the offsets within the data and stack segment respectively. The index registers are used as general purpose registers as well as for holding the offset in case of indexed based and relative indexed addressing modes. The source index register is generally used to store the offset of source data in data segment. These index registers are specifically used in string manipulations.

Segment registers:

There are four segment registers in OIU. They are 16-bit registers. They are namely,

- Code segment (CS)
- Data segment (DS)
- Extra segment (ES).
- Stack segment (SS).

The code segment register is used for addressing

for addressing the 64KB memory location in the code segment of the memory.

The DS registers point to the data segment of the 64KB memory where the data is stored.

The ES register also refers to essentially another data segment of the memory space.

The SS register is useful for addressing stack segment of memory. So, the CS, DS, SS and ES segment registers respectively contains the segment address for the code, data, stack and extra segments of the memory.

Instruction Pointer Register:

It is a 16-bit register which always points to the next instruction to be executed within the currently executing code segment. So, this register contains the 16-bit offset address pointing to the next instruction code within the 64KB of the code segment area.

Q. 3: Explain the addressing modes of 8086 with example.

Addressing Modes:

The different ways in which a source operand is noted in an instruction are known as the addressing modes. There are 8 different addressing modes in 8086.

1. Register and immediate addressing mode:

A. Immediate addressing mode:

The addressing mode in which the data operand is part of the instruction itself is called Immediate addressing mode. In immediate mode, 8 or 16-bit data can be specified as part of the instruction.

Example: MOV CX, 4847H
ADD AX, 2456H
MOV AL, FFH.

B. Register addressing mode:

This mode specifies the source operand, destination operand, or both to be contained in an 8086 register.

Example: MOV AX, BX.
ADDCX, DX.

2. Memory addressing mode:

a. Direct addressing mode:

The addressing mode in which the effective address of the memory location at which the data operand is stored is given in the instruction i.e. the effective address is just a 16-bit number is written directly in the instruction.

Example: MOV BX,[1354H];

MOV BL,[0400H];

b. Register indirect addressing mode:

In this mode, the EA is specified in either a pointer register or an index register. The pointer registers are:

- BX (base register) , SP
- BP.

The index registers are:

- SI
- DI

Example: MOV [DI], BX.

MOV AX, [BX].

c. Based addressing mode:

The offset address of the operand is given by the sum of contents of the BX or BP registers and 8-bit or 16-bit displacement.

example: $MOV DX, [BX+04]$
 $ADD CL, [DX+08]$

D. Indexed addressing mode:

In this mode the EA is calculated by adding the signed 16-bit or sign extended 8-bit displacement and the contents of SI or DI.

Example: ~~ADD CX, E~~
 $ADD BX, [SI+06]$
 $ADD AL, [DI+08]$

E. Based - index addressing mode:

In this mode, the EA is computed by adding a base register (BX, BP), an index register (SI, DI), and displacement (unsigned 16-bit or sign-extended 8-bit).

Example: $ADD CX, [BX+SI]$
 $MOV AX, [BX+DI]$

F. string addressing mode:

This mode uses index registers. The string instructions automatically assume SI points to the first byte or word of the source operand and DI points to the first byte or word of the destination operand.

Example: $MOVSB$

3. Input/Output addressing mode:

standard I/O uses port addressing modes. For memory-mapped I/O, memory addressing modes are used. It has two types.

A. Direct addressing mode:

In direct port mode, the port number is an 8-bit immediate operand.

Example: OUT 05H, AL.

B. Indirect addressing mode:

In indirect port mode, the port number is taken from DX allowing 64K 8-bit ports or 32K 16-bit ports.

Example: If $[DX] = 5040_{16}$, then IN AL, DX inputs the 8-bit content of port 5040_{16} into AL.

4. Relative addressing mode:

Instructions using this mode specify the operand as a signed 8-bit displacement relative to PC.

Example: JNC START.

5. Implied addressing mode:

Instructions using this mode have no operands.

Example: CLC which clears the carry flag to zero.

Q. 4: Explain
of 8086 UP.

8086 Instruction

The 8086 has
about 300 op ce

and, single
Examples of
the followin

Data trans
this instruc

wee operar

word in

Example :

(a) MOV C

(b) PUSH

(c) POP

2. Input / Output

This ins
put one o

Example

(a) IN A

(b) OUT

Q.4: Explain the different kinds of instruction sets of 8086 up.

8086 Instruction Set:

The 8086 has approximately 117 different instructions with about 300 op codes. The 8086 instruction set contains no word, single operand, and two operand instructions. Examples of some of the 8086 instructions are given below:

1. Data transfer instructions:

These instructions are used to transfer data from a source operand to a destination operand. The source operand in most of the cases remains unchanged.

Example:

- (a) MOV CX, DX; DX copies the 16-bit content of DX into CX.
- (b) PUSH START[DX].
- (c) POP AX.

2. Input/Output instructions:

These instructions are used to take data as input or output in registers.

Example:

- (a) IN AX, DX.
- (b) OUT DX, AL.

3. Address initialization instructions:

Example:

- (a) LEA BX, 5000H and MOV BX, 5000H accomplish the same task.
(b) LODS SI, [BX].

4. Flag register instructions:

- (a) PUSHF pushes the 16-bit flag register onto the stack.
(b) LAHF loads AH with the condition codes from the low byte of the flag register.

5. Arithmetic instructions:

- (a) ADD AL, 74H.
(b) ADD AX, BX.
(c) INC BX.
(d) SUB AL, CH.

6. Logical, shift and rotate instructions:

- (a) TEST BL, 3.
(b) SHL DX, 1.

7. String instructions:

- (a) LODS BYTE.
(b) LODS WORD.

8. Unconditional transfer instructions:

- (a) JMP FAR BEGIN.
- (b) CALL DWORD PTR [BX].

9. Conditional transfer instructions:

- (a) JC : Jump if carry flag set.
- (b) JS : Jump if sign flag set.

10. Loop instructions:

- (a) LOOP NEXT.
- (b) LOOP BEGIN.

11. Interrupt instructions:

- (a) INT n is a software interrupt instruction.
- (b) IRET pops IP, CS and flags from the stack.

12. Processor or control instructions:

- (a) STD sets direction flag to one.
- (b) CLI clears the IF flag.

Q.6: Discuss about memory interfacing of 8086 up.

Memory interfacing of 8086 up:




Fig: 8086 memory array.

Figure shows a general block diagram of an 8086 memory array. In figure, the 16-bit word memory is partitioned into high and low 8-bit banks on the upper and lower halves of the data bus selected by \overline{BHE} and AO. Here the two banks space is 512 KB for each bank. These banks can be selected by \overline{BHE} and AO as follows:




Fig: 8086 memory.

one bank is connected to D7-D0 and contains all even addressed bytes ($A_0=0$). The other bank is connected to D15-D8 and contains odd-addressed bytes ($A_0=1$). A particular byte in each bank is addressed by A₁₉-A₁. The even-addressed bank is enabled by LOW A₀ and data bytes transferred over D7-D0 line. The 8086 outputs HIGH on BHE and thus disables the odd-addressed bank. The 8086 LOW on BHE to select the odd-addressed bank and HIGH on A₀ to disable the even-addressed bank. This directs the data transfer to the appropriate half of the

data bus. The value of BHE and AO is:

BHE	AO	
0	0	Byte transformed
0	1	Both bytes
1	0	Byte to/from odd address via D ₁₅ -D ₂
1	1	Byte to/from even address via D ₇ -D ₀ None

example: suppose,

MOV AX, [SI]

where,

$$DS = 1200H$$

$$SI = 0044H.$$

so the address will,

$$12000H$$

$$0044H$$

12044H, which is even. So the data

will go to low bank. And if the address will 12045H

then the data will go HIGH bank. For HIGH bank

that time the $\overline{BHE} = 0$ and $AO = 1$. and for low

bank $\overline{BHE} = 1$ and $AO = 0$.

a. To discuss the function of FLAG registers bit.

FLAG registers of 8086_{EP}:

Flag register in EU is of 15-bit and is shown in fig:




Fig: Flag register of 8086_{EP}.

Flag register determines the current state of the processor categories:

Processor has 9 flags and they are divided into

1. Conditional flag:

Conditional flags represent result of last arithmetic or logical instruction executed. They are:

a. Carry Flag (CF):

The flag which indicates an overflow condition for signed integer arithmetic is called CF. It is also used in multiple precision arithmetic.

b. Auxiliary Flag (AF):

If an operation performed in ALU generates a carry from lower nibble (i.e. $D_0 - D_3$) to upper nibble ($D_4 - D_7$),

Flag is set i.e. carry given by D_3 to D_4 is AF flag.

Flag is set i.e. carry given by D_3 to D_4 is AF flag.

This is not a general-purpose flag, it is used internally by the processor to perform binary to BCD conversion.

C. Parity Flag (PF):

This flag is used to indicate the parity of result. The flag is set to 1, if the lower byte of the result contains even number of 1's else (for odd number of 1's) set to zero.

D. Zero Flag (ZF):

It is set, if the result of arithmetic operation is zero else it is reset.

E. sign Flag (SF):

This flag is set, when the result of any computation is negative.

F. overflow Flag (OF):

It occurs when signed numbers are added or subtracted. An of indicates that the result has exceeded the capacity of machine.

2. Control Flags:

control flags are set or reset deliberately to control the operations of the execution unit. control flags are:

A. Trap Flag (TF):

- It is used to single step control.
- When trap flag is set, program can be run in single step mode.

B. Interrupt Flag (IF):

- It is an interrupt enable/disable flag.
- If it is set, the maskable interrupt of 8086 is enabled and if it is reset, the interrupt is disabled.

C. Direction Flag (DF):

- It is used in string operation.
- If it is set, the string bytes are accessed from higher memory address to lower memory address.

Q.8: List the 8086 minimum and maximum mode signals. How are these modes selected?

MINIMUM AND MAXIMUM MODE:

The 8086 can be configured in either minimum or maximum mode using the MN/M_x input pin. The signals of minimum modes are:

- DT/R (Data transmit/Receive):

It signals the direction of data transfer over the bus. Logic 1 indicates that the bus is in the transmit mode. Logic 0 signals that the bus is in the receive mode.

- DEN (Data enable):

It is provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver.

- DEN:

It is active LOW during each memory and I/O access and for INTA cycles.

- ALE (Address Latch Enable):

It is an output signal provided by the 8086 and can be used to demultiplex the A₀-A₁₅ into A₀-A₁₅ and D₀-D₁₅ at the falling edge of ALE. The 8086 ALE signal is similar to the 8085 ALE.

- M/I_O (Memory/I/O):

It tells external circuitry whether a memory or I/O

transfer is taking place over the bus. Logic 1 signal a memory operation and logic 0 signals an I/O operation.

- WR (Write):

It is switched to logic 0 to signal external devices that valid output data are on the bus.

- INTA (Interrupt Acknowledge):

For interrupt Acknowledge cycles, the 8086 outputs low on this pin.

- HOLD (Input), HLDA (Output):

A HIGH on the HOLD pin indicates that another master is requesting to take over the system bus. The processor receiving the HOLD request will output HLDA high as an acknowledgment. At the same time the processor tristates the system bus. Upon receipt of low on the HOLD pin, the processor places low on the HLDA pin.

- CLK (Input):

It provides the basic timing for the 8086.

In the maximum mode, some of the 8086 pins in the minimum mode are redefined. For example pins HOLD, HLDA, WR, M/I_O, DT/R, DEN, ALE and INTA

~~the minimum mode are redefined as $\overline{RQ/GT0}$, $\overline{RQ/GT1}$, Lock, $\overline{S2}, \overline{S1}, \overline{S0}$, $S50$ and $S51$, respectively.~~

~~These signals described in below:~~

$\overline{S0}, \overline{S1}, \overline{S2}$:

In maximum mode, the 8288 bus controller decodes the status information from $\overline{S0}, \overline{S1}, \overline{S2}$ to generate bus timing and control signals required for a bus cycle. They are decoded as follows:

$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	
0	0	0	Interrupt Acknowledge.
0	0	1	Read I/O port.
0	1	0	Write I/O port.
0	1	1	Halt.
1	0	0	Code access.
1	0	1	Read memory.
1	1	0	Write memory.
1	1	1	Inactive.

$\overline{RQ/GT0}, \overline{RQ/GT1}$:

These request/grant pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional, with $\overline{RQ/GT0}$ having higher priority than $\overline{RQ/GT1}$. The $\overline{RQ/GT0}$ or $\overline{RQ/GT1}$ function of the 8086 works as follows:

'flag'

- A pulse from another local bus master indicates a local bus request to the 8086.
- At the end of 8086 current bus cycle, a pulse from the 8086 to the requesting master indicates that the 8086 has relinquished the system bus and tristated the outputs. Then the new bus master subsequently relinquishes control of the system bus by sending a LOW on $\overline{RD}/\overline{GTO}$ or $\overline{RD}/\overline{GTI}$ pins. The 8086 then regains bus control.

• Lock :

The lock signal is meant to be output (logic 0) whenever the processor wants to lock out the other processor from using the bus.

• QSI, QSO :

The 2-bit queue status code QSO and QSI tells the external circuitry what type of information was removed from the queue during the previous clock cycle.

QSI	QSO	
0	0	No operation.
0	1	first byte of opcode from queue
1	0	empty the queue.
1	1	subsequent byte from queue.

Q.9: What happens to the contents of AX, BX, DX registers
for execution of the following 8086 instruction

(a) MOV AX, 51D
MOV BX, 10D
DIV BX.

(b) MOV AX, 5559D
MOV BX, 66D
MUL BX.

sets of

end to

fd.

& content

2 word at th

the top of

output

to or

unlike

	H	L
AX	00	05
BX	00	0A
CX	00	00
DX	00	01

(b) Here AX is multiplied by BX and after the

execution AX carries the result. But we know AX is a 16-bit register; where $5559D \times 66D = 5902EH$ which is 20-bit. So the most significant 16 bits of this product will be in AX and remains are in DX. So the contents of these registers are showed in the given chart. Here we see the contents of AX, BX, CX and DX registers:

'flag'

	H	L
Ax	99	2E
Bx	00	42
Cx	00	00
Dx	00	05

Q.10: If $[CS] = 456A_{16}$ and $[IP] = 1620_{16}$ then compute the 20 bit physical address.

Ans: Here,

The physical address,

$$\begin{array}{r} 456A0H \\ 1620H \\ \hline \underline{46CC0H} \end{array}$$

so the physical address (20bit) = 46CC0H.

Ans: 46CC0H.

Q.12: Draw and explain the control word format of 8255 PPI.

control word:

The control word format of 8255 PPI are described below.




Fig: control word of 8255 PPI

When bit 7 is at set, the command byte operates in the following way:

Bit 7: Control byte function (1 = active).

Bit 5 to 6: operating mode,

<u>Bit 6</u>	<u>Bit 5</u>	Mode
0	0	Mode 0
0	1	Mode 1
0	X	Mode 2

Mode 0: Ports A and B operate as inputs or outputs. Port C is divided into two 4-bit groups, which can be operated as inputs or outputs.

Mode 1: same as Mode 0 but Port C is used for hand-shaking and control.

Mode 2: Port A is bidirectional. Port C is used for handshaking. Port B is not used.

Bit 4: Port A I/O status (0: output, 1: input).

Bit 3: Port C (upper) I/O status (0: output, 1: input).

Bit 2: operating mode selection (0: Mode 0, 1: Mode 1).

Bit 1: Port B I/O status (0: output, 1: input).

Bit 0: Port C (lower) I/O status (0: output, 1: input).

Q.17: Write down the advantages of Microcontroller.

Advantages of Microcontroller:

- Microcontroller acts as a microcomputer without any digital parts.
- As the higher integration inside microcontroller reduce cost and size of the system.
- Using of microcontroller is simple easy for troubleshoot and system maintaining.
- Most of the pins are programmable by the user for performing different functions.
- Easily interface w/ additional RAM, ROM, I/O ports.
- Low time required for performing operations.

For displaying 'MEC'.

```

1 org 100h
2 MSG DB 'MEC $'
3 MOV AX, @DATA
4 MOV DS, AX
5 LEA DX, MSG
6 MOV AH, 9
7 INT 21H
8 MOV AH, 4CH
9 INT 21H

```

10 Ret

Adding two decimals and display result in decimal.

```

1 ORG 100H
2 MOV AX, 500D
3 MOV BX, 180D
4 ADD AX, BX
5 MOV CX, 0
6 MOV BX, 10D
7 LOOP1:
8 MOV DX, 0
9 DIV BX
10 PUSH DX
11 INC CX
12 CMP AX, 0
13 JNZ LOOP1
14 MOV AH, 2

```

```

15 LOOP2:
16 POP DX
17 ADD DL, 48D
18 INT 21H
19 DEC CX
20 JNZ LOOP2

```

21 ret

Converting lower case to upper case.

```

1 org 100h
2 MOV AH, 1
3 INT 21H
4 MOV DL, AL
5 SUB DL, 20H
6 MOV AH, 2
7 INT 21H
8 ret

```

$a = 61H$
 $A = 41H$

sets of

nd to

rd.

4 cont

2 work

the

ok

to

11

Converting upper case to lower case.

```

org 100h
MOV AH, 1
INT 21H
MOV DL, AL
ADD DL, 20H
MOV AH, 2
INT 21H
ret

```

Multiplication of two numbers.

```

1 org 100h
2 MOV AX, 51D
3 MOV BX, 10D
4 MUL BX
5 ret

```

Division of two numbers.

```

org 100h
MOV AX, 51D
MOV BX, 10D
DIV BX
ret

```

SOEB.EEE.MEC