Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 16/32/64K Bytes of In-System Self-programmable Flash program memory
 - 512B/1K/2K Bytes EEPROM
 - 1/2/4K Bytes Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/ 100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel, 10-bit ADC

Differential mode with selectable gain at 1x, 10x or 200x

- Byte-oriented Two-wire Serial Interface
- Two Programmable Serial USART
- Master/Slave SPI Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, 44-pad VQFN/QFN/MLF (ATmega164P/324P/644P)
 - 44-pad DRQFN (ATmega164P)
- Operating Voltages
 - 1.8 5.5V for ATmega164P/324P/644PV
 - 2.7 5.5V for ATmega164P/324P/644P
- Speed Grades
 - ATmega164P/324P/644PV: 0 4MHz @ 1.8 5.5V, 0 10MHz @ 2.7 5.5V
 - ATmega164P/324P/644P: 0 10MHz @ 2.7 5.5V, 0 20MHz @ 4.5 5.5V
- Power Consumption at 1 MHz, 1.8V, 25°C for ATmega164P/324P/644PV
 - Active: 0.4 mA
 - Power-down Mode: 0.1µA
 - Power-save Mode: 0.6µA (Including 32 kHz RTC)

Note: 1. See "Data Retention" on page 8.



8-bit **AYR**® Microcontroller with 16/32/64K Bytes In-System Programmable Flash

ATmega164P/V ATmega324P/V ATmega644P/V

Summary







1. Pin Configurations

1.1 Pinout - PDIP/TQFP/VQFN/QFN/MLF

Figure 1-1. Pinout ATmega164P/324P/644P



TQFP/VQFN/QFN/MLF



Note: The large center pad underneath the VQFN/QFN/MLF package should be soldered to ground on the board to ensure good mechanical stability.

1.2 Pinout - DRQFN

Figure 1-2. DRQFN - Pinout ATmega164P




Table 1-1. DRQFN - Pinout ATmega164P/324P

A1	PB5	A7	PD3	A13	PC4	A19	PA3
B1	PB6	В6	PD4	B11	PC5	B16	PA2
A2	PB7	A8	PD5	A14	PC6	A20	PA1
B2	RESET	B7	PD6	B12	PC7	B17	PA0
А3	VCC	A9	PD7	A15	AVCC	A21	VCC
В3	GND	B8	VCC	B13	GND	B18	GND
A4	XTAL2	A10	GND	A16	AREF	A22	PB0
B4	XTAL1	B9	PC0	B14	PA7	B19	PB1
A5	PD0	A11	PC1	A17	PA6	A23	PB2
B5	PD1	B10	PC2	B15	PA5	B20	PB3
A6	PD2	A12	PC3	A18	PA4	A24	PB4




2. Overview

The ATmega164P/324P/644P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega164P/324P/644P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega164P/324P/644P provides the following features: 16/32/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512B/1K/2K bytes EEPROM, 1/2/4K bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), three flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented 2-wire Serial Interface, a 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Powersave mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega164P/324P/644P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega164P/324P/644P AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Comparison Between ATmega164P, ATmega324P and ATmega644P

Table 2-1. Differences between ATmega164P and ATmega644P

Device	Flash	EEPROM	RAM
ATmega164P	16 Kbyte	512 Bytes	1 Kbyte
ATmega324P	32 Kbyte	1 Kbyte	2 Kbyte
ATmega644P	64 Kbyte	2 Kbyte	4 Kbyte





2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7:PA0)

Port A serves as analog inputs to the Analog-to-digital Converter.

Port A also serves as an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega164P/324P/644P as listed on page 81.

2.3.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega164P/324P/644P as listed on page 83.

2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of the JTAG interface, along with special features of the ATmega164P/324P/644P as listed on page 86.

2.3.6 Port D (PD7:PD0)

6

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega164P/324P/644P as listed on page 88.

2.3.7 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 332. Shorter pulses are not guaranteed to generate a reset.

2.3.8 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.9 XTAL2

Output from the inverting Oscillator amplifier.

2.3.10 AVCC

AVCC is the supply voltage pin for Port A and the Analog-to-digital Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.3.11 AREF

This is the analog reference pin for the Analog-to-digital Converter.





3. About

3.1 Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

3.2 About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

The code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

4. Register Summary

Adduses	Nama	D:4.7	Dia C	Dia 5	Dia 4	Dit 0	D# 0	Dia 4	D# 0	D
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-		-	-	-	
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	-	-	-	-		-	-	-	
(0xFA)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xF9) (0xF8)	Reserved	-	-	-	-	_	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	_	-	_	_	-		_	
(0xF5)	Reserved	-	-	-	-	_	-	-	-	
(0xF4)	Reserved	-	-	-	-	_	-	-	-	
(0xF3)	Reserved	-	-	-	-	-	-	-	-	
(0xF2)	Reserved	-	-	-	-	_	-	-	_	
(0xF1)	Reserved	-	-	-	-		-	-	-	
(0xF0)	Reserved	-	-	-	-	-	-	-	-	
(0xEF)	Reserved	-	-	-	-		-	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-		-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-		-	-	-	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved	-	-	-	-	-	-	-	-	
(0xE4)	Reserved	-	-	-	-	-	-	-	-	
(0xE3)	Reserved	-	-	-	-		-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xE0)	Reserved	-	-	-	-		-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD) (0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved Reserved	-	-	-	-	_	-	-	-	
(0xDA)	Reserved	-	-	-	-	_	-	-	-	
(0xD9)	Reserved	_	-	-	-	_	_	_	_	
(0xD8)	Reserved	-	-	-	-	_	-	-	-	
(0xD7)	Reserved	-	-	-	-	_	-	-	_	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	_	-	-	-	_	_	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD0)	Reserved	-	-	-	-	-	-	-	-	_
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	UDR1				USART1 I/O	Data Register				190
(0xCD)	UBRR1H	-	-	-	-	L	JSART1 Baud Rat	te Register High E	Byte	194/207
(0xCC)	UBRR1L				JSART1 Baud Ra	ate Register Low	Byte			194/207
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	-	-	-	UDORD1	UCPHA1	UCPOL1	192/206
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	191/205
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	190/205
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	UDR0					Data Register				190
(0xC5)	UBRR0H	-	-	-	-		ISART0 Baud Rat	te Register High E	Byte	194/207
(0xC4)	UBRR0L				JSART0 Baud Ra	_				194/207
(0xC3)	Reserved	-	-	-	-	-	-	-	-	100/222
(0xC2)	UCSR0C	UMSEL01	UMSEL00	- UDDIE0	- DVENIO	- TYENO	UDORD0	UCPHA0	UCPOL0	192/206
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	191/205





	1			T			1			_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	190/205
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	236
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	233
(0xBB)	TWDR	T1/40	T14/4.5	T-1/4		erface Data Regis		T14/4.0	THOOF	235
(0xBA)	TWAR	TWA6 TWS7	TWA5 TWS6	TWA4 TWS5	TWA3 TWS4	TWA2 TWS3	TWA1	TWA0 TWPS1	TWGCE	236
(0xB9) (0xB8)	TWSR	10057	10050			ace Bit Rate Regi		TWP51	TWPS0	235 233
(0xB6) (0xB7)	Reserved	_	-	-	-wire Serial Interi	-	-	-	-	233
(0xB6)	ASSR	_	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	158
(0xB5)	Reserved	-	-	-	-	-	-	-	-	100
(0xB4)	OCR2B				ner/Counter2 Out	out Compare Reg	ister B			158
(0xB3)	OCR2A					out Compare Reg				158
(0xB2)	TCNT2					unter2 (8 Bit)				157
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	156
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	153
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xA2) (0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA1) (0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0xA0) (0x9F)	Reserved	_	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90) (0x8F)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH					ompare Register				137
(0x8A)	OCR1BL					ompare Register				137
(0x89)	OCR1AH					ompare Register				137
(0x88)	OCR1AL					ompare Register				137
(0x87)	ICR1H			Timer/	Counter1 - Input (Capture Register	High Byte			138
(0x86)	ICR1L			Timer/	Counter1 - Input	Capture Register	Low Byte			138
(0x85)	TCNT1H			Tim	er/Counter1 - Cou	ınter Register Hig	ıh Byte			137
(0x84)	TCNT1L			Tim	er/Counter1 - Co	unter Register Lo	w Byte			137
(0x83)	Reserved	-	-	-	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	136
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	135
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	133
(0x7F)	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	240

■ ATmega164P/324P/644P

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	260
(0x7D)	Reserved	-	-	-	-	-	-	-	-	200
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	256
(0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	239
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	258
(0x79)	ADCH				ADC Data Re	gister High byte				259
(0x78)	ADCL				ADC Data Re	gister Low byte				259
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	PCMSK3	PCINT31	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	71
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	159
(0x6F)	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	138
(0x6E)	TIMSK0	-		-		-	OCIE0B	OCIE0A	TOIE0	110
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	71
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	71
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	72
(0x6A)	Reserved	-	-	-	-	-	-	-	-	00
(0x69)	EICRA	-	-	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	68
(0x68)	PCICR	-	-	-	-	PCIE3	PCIE2	PCIE1	PCIE0	70
(0x67)	Reserved	-	-	-			-	-	-	44
(0x66)	OSCCAL				Oscillator Cali	bration Register				41
(0x65)	Reserved	- DDTMI	- DDTIMO	- DDTIMO	- DDUCADT4	- DDTIM4	- DDCDI	- PDUCADTO	- PRADC	40
(0x64) (0x63)	PRR Reserved	PRTWI	PRTIM2	PRTIM0	PRUSART1	PRTIM1	PRSPI -	PRUSART0	PRADC	49
(0x63) (0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	41
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	60
0x3F (0x5F)	SREG	I	T	Н	S	V	N N	Z	C	11
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	RAMPZ	-	-		-	-	-	-	RAMPZ0	15
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved						_			
0x37 (0x57)		-	-	•	-		-	-	-	
0.07 (0.07)	SPMCSR	SPMIE	- RWWSB	- SIGRD	- RWWSRE	- BLBSET		- PGERS	- SPMEN	292
0x36 (0x56)	SPMCSR Reserved						-			292
· , ,		SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	- PGWRT	PGERS	SPMEN	292 92/276
0x36 (0x56) 0x35 (0x55) 0x34 (0x54)	Reserved MCUCR MCUSR	SPMIE -	RWWSB -	SIGRD -	RWWSRE -	BLBSET WDRF	- PGWRT BORF	PGERS - IVSEL EXTRF	SPMEN - IVCE PORF	92/276 59/276
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53)	Reserved MCUCR MCUSR SMCR	SPMIE - JTD	RWWSB - BODS	SIGRD - BODSE	RWWSRE - PUD	BLBSET - -	- PGWRT - -	PGERS - IVSEL	SPMEN - IVCE	92/276
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52)	Reserved MCUCR MCUSR SMCR Reserved	SPMIE - JTD -	RWWSB - BODS	SIGRD - BODSE -	RWWSRE - PUD JTRF -	BLBSET WDRF SM2 -	- PGWRT BORF	PGERS - IVSEL EXTRF	SPMEN - IVCE PORF	92/276 59/276 48
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51)	Reserved MCUCR MCUSR SMCR Reserved OCDR	SPMIE - JTD	RWWSB - BODS	SIGRD - BODSE	RWWSRE - PUD JTRF - On-Chip D	BLBSET WDRF SM2 - ebug Register	PGWRT - BORF SM1 -	PGERS - IVSEL EXTRF SM0 -	SPMEN - IVCE PORF SE -	92/276 59/276 48 266
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR	SPMIE - JTD ACD	RWWSB - BODS ACBG	SIGRD - BODSE ACO	RWWSRE - PUD JTRF - On-Chip Do	BLBSET WDRF SM2 - ebug Register ACIE	PGWRT - BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN - IVCE PORF SE - ACISO	92/276 59/276 48
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved	SPMIE - JTD	RWWSB - BODS	SIGRD - BODSE	RWWSRE - PUD JTRF - On-Chip Di ACI	BLBSET - WDRF SM2 - ebug Register ACIE	PGWRT - BORF SM1 -	PGERS - IVSEL EXTRF SM0 -	SPMEN - IVCE PORF SE -	92/276 59/276 48 266 258
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR	SPMIE - JTD ACD	RWWSB - BODS ACBG	SIGRD - BODSE ACO	RWWSRE - PUD JTRF - On-Chip Do ACI - SPI 0 Da	BLBSET - WDRF SM2 - ebug Register ACIE	PGWRT - BORF SM1 - ACIC	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN - IVCE PORF SE - ACISO -	92/276 59/276 48 266 258
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR	SPMIE JTD - - ACD - SPIF0	RWWSB - BODS ACBG - WCOL0	SIGRD - BODSE ACO -	RWWSRE - PUD JTRF - On-Chip Di ACI - SPI 0 Da	BLBSET - WDRF SM2 - ebug Register ACIE - ta Register -	PGWRT - BORF SM1 - ACIC -	PGERS - IVSEL EXTRF SM0 - ACIS1 -	SPMEN - IVCE PORF SE - ACISO - SPI2X0	92/276 59/276 48 266 258 171
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR	SPMIE - JTD ACD	RWWSB - BODS ACBG	SIGRD - BODSE ACO	RWWSRE - PUD JTRF On-Chip Di ACI - SPI 0 Da - MSTR0	BLBSET - WDRF SM2 - ebug Register ACIE - tata Register - CPOL0	PGWRT - BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1	SPMEN - IVCE PORF SE - ACISO -	92/276 59/276 48 266 258 171 170 169
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	SPMIE JTD - - ACD - SPIF0	RWWSB - BODS ACBG - WCOL0	SIGRD - BODSE ACO -	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo	BLBSET - WDRF SM2 - ebug Register ACIE - tata Register - CPOL0 see I/O Register 2	PGWRT - BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 -	SPMEN - IVCE PORF SE - ACISO - SPI2X0	92/276 59/276 48 266 258 171 170 169 29
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	SPMIE - JTD ACD - SPIFO SPIEO	RWWSB - BODS ACBG - WCOL0 SPE0	SIGRD - BODSE ACO - DORD0	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo	BLBSET - WDRF SM2 - ebug Register ACIE - tata Register - CPOL0 se I/O Register 2 se I/O Register 1	PGWRT - BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN - IVCE PORF SE - ACISO - SPI2X0 SPR00	92/276 59/276 48 266 258 171 170 169
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved	SPMIE JTD - - ACD - SPIF0	RWWSB - BODS ACBG - WCOL0	SIGRD - BODSE ACO - DORD0	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo	BLBSET - WDRF SM2 - sebug Register ACIE - tata Register - CPOL0 see I/O Register 2 see I/O Register 1	PGWRT BORF SM1 ACIC CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 -	SPMEN - IVCE PORF SE - ACISO - SPI2X0	92/276 59/276 48 266 258 171 170 169 29 29
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B	SPMIE - JTD ACD - SPIFO SPIEO	RWWSB - BODS ACBG - WCOL0 SPE0	SIGRD - BODSE ACO - DORD0	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo - ner/Counter0 Out;	BLBSET - WDRF SM2 - sebug Register ACIE - sta Register CPOL0 see I/O Register 2 see I/O Register 1 - out Compare Reg	PGWRT BORF SM1 ACIC CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN - IVCE PORF SE - ACISO - SPI2X0 SPR00	92/276 59/276 48 266 258 171 170 169 29 29
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A	SPMIE - JTD ACD - SPIFO SPIEO	RWWSB - BODS ACBG - WCOL0 SPE0	SIGRD - BODSE ACO - DORD0	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo Der/Counter0 Outg	BLBSET - WDRF SM2 - abug Register ACIE - tata Register CPOL0 se I/O Register 1 - out Compare Reg	PGWRT BORF SM1 ACIC CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN - IVCE PORF SE - ACISO - SPI2X0 SPR00	92/276 59/276 48 266 258 171 170 169 29 29 29 110 109
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x28 (0x4B) 0x26 (0x4B) 0x27 (0x47) 0x26 (0x46)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A	SPMIE - JTD ACD - SPIF0 SPIE0	RWWSB - BODS ACBG - WCOL0 SPE0	SIGRD - BODSE ACO - DORD0	RWWSRE - PUD JTRF - On-Chip Do ACI - SPI 0 Do - MSTR0 General Purpo General Purpo - Der/Counter0 Outp	BLBSET - WDRF SM2 - abug Register ACIE - tta Register - CPOL0 se I/O Register 2 se I/O Register 1 - out Compare Reg	PGWRT - BORF SM1 - ACIC - CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN - IVCE PORF SE - ACISO - SPI2XO SPR00	92/276 59/276 48 266 258 171 170 169 29 29 29 110 109
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B	SPMIE - JTD ACD - SPIF0 SPIE0 - FOCOA	RWWSB - BODS ACBG - WCOL0 SPE0	SIGRD - BODSE ACO - DORDO Tin	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo - ner/Counter0 Outp	BLBSET - WDRF SM2 - abug Register ACIE - tata Register CPOL0 se I/O Register 1 - out Compare Reg	PGWRT BORF SM1 ACIC CPHA0	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01	SPMEN - IVCE PORF SE - ACISO - SPI2X0 SPR00	92/276 59/276 48 266 258 171 170 169 29 29 29 110 109 109
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0B TCCR0B TCCR0A	SPMIE - JTD ACD - SPIF0 SPIE0 - FOCOA COMOA1	RWWSB - BODS ACBG - WCOL0 SPE0 FOC0B COM0A0	SIGRD - BODSE ACO - DORD0 - Tin Tin - COM0B1	RWWSRE - PUD JTRF - On-Chip Do ACI - SPI 0 Do - MSTR0 General Purpo General Purpo General Purpo - ner/Counter0 Outp	BLBSET - WDRF SM2 - abug Register ACIE - tata Register - CPOL0 see I/O Register 2 see I/O Register 1 - out Compare Reg	PGWRT - BORF SM1 - ACIC - CPHA0 - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01	SPMEN - IVCE PORF SE - ACISO - SPI2X0 SPR00 - CS00 WGM00	92/276 59/276 48 266 258 171 170 169 29 29 110 109 109 108
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x20 (0x4A) 0x21 (0x4A) 0x22 (0x4A) 0x23 (0x4A)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR	SPMIE - JTD ACD - SPIF0 SPIE0 FOCOA COMOA1 TSM	RWWSB - BODS ACBG - WCOLO SPE0 FOCOB COMOAO	SIGRD - BODSE ACO - DORD0 - Tin Tin - COM0B1	RWWSRE - PUD JTRF - On-Chip D ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo - ner/Counter0 Outp	BLBSET - WDRF SM2 - abug Register ACIE - tata Register - CPOL0 see I/O Register 2 see I/O Register 1 - out Compare Reg	PGWRT - BORF SM1 - ACIC - CPHA0 - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSRASY	SPMEN - IVCE PORF SE - ACISO - SPI2XO SPR00 - CS00 WGM00 PSR5SYNC	92/276 59/276 48 266 258 171 170 169 29 29 110 109 108 110 160
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x26 (0x46) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCROB TCCROB TCCROB TCCROA GTCCR EEARH	SPMIE - JTD ACD - SPIF0 SPIE0 - FOCOA COMOA1	RWWSB - BODS ACBG - WCOL0 SPE0 FOC0B COM0A0	SIGRD - BODSE ACO - DORDO - Tin Tin - COM0B1	RWWSRE - PUD JTRF On-Chip Do ACI - SPI 0 Do - MSTR0 General Purpo General Purpo General Purpo General Purpo - ner/Counter0 Outp	BLBSET - WDRF SM2 - ebug Register ACIE - tata Register - CPOL0 see I/O Register 2 see I/O Register 1 - out Compare Reg	PGWRT - BORF SM1 - ACIC - CPHA0 - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01	SPMEN - IVCE PORF SE - ACISO - SPI2XO SPR00 - CS00 WGM00 PSR5SYNC	92/276 59/276 48 266 258 171 170 169 29 29 110 109 109 108 110 160 24
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x46) 0x26 (0x46) 0x26 (0x46) 0x26 (0x46) 0x26 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved MCUCR MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL	SPMIE - JTD ACD - SPIF0 SPIE0 FOCOA COMOA1 TSM	RWWSB - BODS ACBG - WCOLO SPE0 FOCOB COMOAO	SIGRD - BODSE ACO - DORDO - Tin Tin - COM0B1	RWWSRE - PUD JTRF On-Chip Do ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo - Der/Counter0 Outp	BLBSET - WDRF SM2 - ebug Register ACIE - sta Register - CPOL0 se I/O Register 2 se I/O Register 1 - out Compare Reg out Compa	PGWRT - BORF SM1 - ACIC - CPHA0 - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSRASY	SPMEN - IVCE PORF SE - ACISO - SPI2XO SPR00 - CS00 WGM00 PSR5SYNC	92/276 59/276 48 266 258 171 170 169 29 29 110 109 108 110 160 24 24
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x46) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	Reserved MCUCR MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0B TCCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	SPMIE - JTD ACD - SPIF0 SPIE0 - FOCOA COMOA1 TSM -	RWWSB - BODS ACBG - WCOLO SPE0 FOCOB COMOAO	SIGRD - BODSE ACO - DORDO Tin Tin - COM0B1	RWWSRE - PUD JTRF On-Chip Do ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo - Outroner/Counter0 Outroner/Counter0 Outroner/Counter0 Outroner/Counter0 Outroner/Counter0 Outroner/Counter0 Outro	BLBSET - WDRF SM2 ebug Register ACIE tata Register CPOL0 se I/O Register 2 se I/O Register 1 out Compare Reg out	PGWRT - BORF SM1 - ACIC - CPHA0 - ister B ister A CS02 EEPROM Addres yte	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - SPR01 CS01 WGM01 PSRASY s Register High By	SPMEN - IVCE PORF SE - ACISO - SPI2XO SPR00 - CS00 WGM00 PSR5SYNC	92/276 59/276 48 266 258 171 170 169 29 29 110 109 108 110 160 24 24 24
0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x46) 0x26 (0x46) 0x26 (0x46) 0x26 (0x46) 0x26 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved MCUCR MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL	SPMIE - JTD ACD - SPIF0 SPIE0 FOCOA COMOA1 TSM	RWWSB - BODS ACBG - WCOLO SPE0 FOC0B COM0A0	SIGRD - BODSE ACO - DORDO - Tin Tin - COM0B1	RWWSRE - PUD JTRF On-Chip Do ACI - SPI 0 Da - MSTR0 General Purpo General Purpo General Purpo - Der/Counter0 Outp Timer/Cout - COM0B0 - COM0B0 - EEPROM Addres EEPROM I	BLBSET - WDRF SM2 - ebug Register ACIE - sta Register - CPOL0 se I/O Register 2 se I/O Register 1 - out Compare Reg out Compa	PGWRT - BORF SM1 - ACIC - CPHA0 - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - ACIS1 - SPR01 - CS01 WGM01 PSRASY	SPMEN - IVCE PORF SE - ACISO - SPI2XO SPR00 - CS00 WGM00 PSR5SYNC	92/276 59/276 48 266 258 171 170 169 29 29 110 109 108 110 160 24 24





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1C (0x3C)	EIFR	-	-	-	-	-	INTF2	INTF1	INTF0	69
0x1B (0x3B)	PCIFR	-	-	-	-	PCIF3	PCIF2	PCIF1	PCIF0	70
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	160
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	139
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	110
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	93
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	93
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	93
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	93
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	93
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	93
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	92
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	92
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	92
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	92
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	92
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	92

Notes:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega164P/324P/644P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	·	·		
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 \leftarrow Rd x Rr R1:R0 \leftarrow (Rd x Rr) $<<$ 1	Z,C Z,C	2
FMUL FMULS	Rd, Rr Rd, Rr	Fractional Multiply Unsigned Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$ $R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCT	, , , , , , , , , , , , , , , , , , ,	ractional withinpry Signed with Onsigned	N1.N0 ← (Nu x Ni) < 1	2,0	۷
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL		Indirect Call to (Z)	PC ← Z	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET		Subroutine Return	PC ← STACK	None	5
RETI		Interrupt Return	PC ← STACK	1	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN	1	Clear Negative Flag	N ← 0	N	1
SEZ	1	Set Zero Flag	Z ← 1	Z	1
CLZ	1	Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	I ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER	1	T.,	Т	1	1 .
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	Rd ← (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD		Load Indirect	$Rd \leftarrow (Y)$	None	2
	Rd, Y	Lond Indianation of Deather	D-L (V) V - 4		0
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD LD	Rd, Y+ Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None None	2
LD LD LDD	Rd, Y+ Rd, - Y Rd,Y+q	Load Indirect and Pre-Dec. Load Indirect with Displacement	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$	None None None	2 2
LD LD LDD LD	Rd, Y+ Rd, - Y Rd,Y+q Rd, Z	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$	None None None	2 2 2
LD LDD LD LD	Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$	None None None None None	2 2 2 2
LD LDD LD LD LD LD	Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None None None None None None None	2 2 2 2 2
LD LDD LD LD LD LD LD LD LD	Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, -Z	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$	None None None None None None None None	2 2 2 2 2 2 2
LD LDD LD LD LD LD LD LD LD LD LDS	Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, -Z Rd, X+q Rd, k	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LD LD ST	Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, -Z Rd, Z+q Rd, k X, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (K + q)$ $Rd \leftarrow (K + q)$ $Rd \leftarrow (K + q)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LD ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+q Rd, k X, Rr X+, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ $Rd \leftarrow (Z + q)$ $Rd \leftarrow (k)$ $(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LD S ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, K X, Rr X+, Rr - X, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LD ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LDS ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y+1 \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LDS ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD S ST ST ST ST ST ST STD	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Y+q) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LD LD LD LD LD ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (R+q) \\ Rd \leftarrow (R+q) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X+q) \leftarrow Rr \\ (X+q) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ (Z+$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LS ST ST ST ST ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (R+q) \\ Rd \leftarrow (R+q) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD ST ST ST ST ST ST ST ST ST S	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr - Z, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X+1 \\ X \leftarrow X-1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y+q) \leftarrow Rr \\ (Z) \leftarrow Rr $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD ST ST ST ST ST ST ST ST ST S	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+q,Rr Z+q,Rr Z+q,Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST ST ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr Z+, Rr - Z, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (X \leftarrow Rr) \\ (X \leftarrow Rr) \\ (X \leftarrow Rr) \\ (X \leftarrow Rr) \\ (Y \leftarrow Rr) \\ (Y \leftarrow Rr) \\ (Y \leftarrow Rr) \\ (Y \leftarrow Rr) \\ (Z \leftarrow Rr$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST ST ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr -Y, Rr Y+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr k, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{c} Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (X \leftarrow X - 1, $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST ST ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+q, Rr Z+q, Rr k, Rr Rd, Z+q Rd, k	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory	$Y \leftarrow Y - 1$, Rd ← (Y) Rd ← $(Y + q)$ Rd ← (Z) Rd ← (Z) , $Z \leftarrow Z + 1$ $Z \leftarrow Z - 1$, Rd ← (Z) Rd ← $(Z + q)$ Rd ← (K) $(X) \leftarrow Rr$ $(X) \leftarrow Rr$, $X \leftarrow X + 1$ $X \leftarrow X - 1$, $(X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr$, $Y \leftarrow Y + 1$ $Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(X \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z \leftarrow Rr)$ $(Z \leftarrow Rr)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LDS ST ST ST ST ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr -Y, Rr Y+q, Rr Z+q, Rr Z+q, Rr Z+q, Rr k, Rr	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect Store Indirect Store Indirect Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$\begin{array}{c} Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (R) \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Rd \leftarrow (Z), Z \leftarrow Z \leftarrow Z + 1 \\ Rd \leftarrow (Z), Z \leftarrow Z$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST ST ST ST ST ST ST	Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+q, Rr Z+q, Rr k, Rr Rd, Z+q Rd, k	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory	$Y \leftarrow Y - 1$, Rd ← (Y) Rd ← $(Y + q)$ Rd ← (Z) Rd ← (Z) , $Z \leftarrow Z + 1$ $Z \leftarrow Z - 1$, Rd ← (Z) Rd ← $(Z + q)$ Rd ← (K) $(X) \leftarrow Rr$ $(X) \leftarrow Rr$, $X \leftarrow X + 1$ $X \leftarrow X - 1$, $(X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr$, $Y \leftarrow Y + 1$ $Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(X \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z \leftarrow Rr)$ $(Z \leftarrow Rr)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

■ ATmega164P/324P/644P

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





Ordering Information

6.1 ATmega164P

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega164PV-10AU ⁽²⁾	44A	
10	1.8 - 5.5V	ATmega164PV-10PU ⁽²⁾	40P6	
		ATmega164PV-10MU ⁽²⁾	44M1	Industrial
		ATmega164P-20AU ⁽²⁾	44A	(-40°C to 85°C)
20	2.7 - 5.5V	ATmega164P-20PU ⁽²⁾	40P6	
		ATmega164P-20MU ⁽²⁾	44M1	

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} see "Speed Grades" on page 329.

	Package Type							
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)							
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)							
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Thermally Enhanced Plastic Very Thin Quad Flat No-Lead (VQFN)							

ATmega324P 6.2

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATmega324PV-10AU ⁽²⁾	44A	
10	1.8 - 5.5V	ATmega324PV-10PU ⁽²⁾	40P6	
		ATmega324PV-10MU ⁽²⁾	44M1	Industrial
		ATmega324P-20AU ⁽²⁾	44A	(-40°C to 85°C)
20	2.7 - 5.5V	ATmega324P-20PU ⁽²⁾	40P6	
		ATmega324P-20MU ⁽²⁾	44M1	

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} see "Speed Grades" on page 329.

Package Type			
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
44M1	44-pad, 7 x 7 x 1.0 mm Body, lead pitch 0.50 mm, Thermally Enhanced Plastic Very Thin Quad Flat No-Lead (VQFN)		





ATmega644P 6.3


Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
	1.8 - 5.5V	ATmega644PV-10AU ⁽²⁾	44A	
10		ATmega644PV-10PU ⁽²⁾	40P6	
		ATmega644PV-10MU ⁽²⁾	44M1	Industrial
		ATmega644P-20AU ⁽²⁾	44A	(-40°C to 85°C)
20	2.7 - 5.5V	ATmega644P-20PU ⁽²⁾	40P6	
		ATmega644P-20MU ⁽²⁾	44M1	

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
 - 3. For Speed vs. V_{CC} see "Speed Grades" on page 329.

Package Type			
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Thermally Enhanced Plastic Very Thin Quad Flat No-Lead (VQFN)		

7. Packaging Information

7.1 44A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

AIMEL,

2325 Orchard Parkway San Jose, CA 95131 TITLE


44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.	REV.
44A	В






7.2 40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)


	(,	
SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
Е	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	-	0.559	
B1	1.041	_	1.651	
L	3.048		3.556	
С	0.203	-	0.381	
eB	15.494	_	17.526	
е	2.540 TYP			

09/28/01

IIILE	
40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual	
Inline Package (PDIP)	

DRAWING NO.	RE
40P6	В

7.3 44M1







8. Errata

8.1 ATmega164P

8.1.1 Rev. A

No known Errata.

8.2 ATmega324P

8.2.1 Rev. A

No known Errata.

8.3 ATmega644P

8.3.1 Rev. A

Not sampled.

8.3.2 Rev. B

No known Errata.

9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 8011M- 08/09

- 1. Updated "Features" on page 1.
- 2. Removed VFBGA pinout from "Pin Configurations" on page 2.
- 3. Updated "System Control and Reset" on page 50.
- 4. Updated Input Hysteresis Unit (V) in the "Typical Characteristics".
- 5. Updated "Ordering Information" on page 420. Removed 44MC and 49C2 packages.
- 6. Updated "Packaging Information" on page 423.

9.2 Rev. 8011L- 02/09

- 1. Updated "Features" on page 1 by inserting a table note 1.
- 2. Merged Sections 3.1, 3.2 and 3.3 in one section "About" on page 9.
- 3. Updated the front page by removing "Preliminary".
- 4. Updated the "DC Characteristics" on page 326 by removing V_{IL3}/V_{IH3} and V_{OL3}/V_{OH3} and the table note 5.
- 5. Updated the table note1 of the Table 25-6 on page 332.
- 6. Updated "Typical Characteristics" on page 339.
- 6. Updated "Typical Characteristics" on page 339

9.3 Rev. 8011K- 09/08

- 1. Updated "Features" on page 1, "Pin Configurations" on page 2 and "Ordering Information" on page 15 according to the updated 44M1 package drawing.
- 2. Updated V_{OL} in the table of "DC Characteristics" on page 326.
- 3. Updated t_{RST} and t_{BOD} unites in the table of "System and Reset Characteristics" on page 332.
- 4. Updated typical values for ATmega324P and ATmega644P in the tables of "DC Characteristics" on page 326.
- 5. Replaced the package drawing "44M1" on page 426 by a rev H update.
- 2. Added 49-ball VFBGA pinout for ATmega164P/324P in "Pinout VFBGA" on page 4.
- 6. Added 49-ball VFBGA (49C2) to "Packaging Information" on page 19.





9.4 Rev. 8011J- 09/08

- 1. Updated ATmega644P "Errata" on page 428.
- 2. Added 49-ball VFBGA pinout for ATmega164P/324P in "Pinout VFBGA" on page 4.
- 6. Added 49-ball VFBGA (49C2) to "Packaging Information" on page 425.

9.5 Rev. 8011I- 05/08

- 1. Updated description in "AVCC" on page 7.
- 2. Updated "Stack Pointer" on page 14.
- 3. Updated Data Memory Map addresses, Figure 7-2 on page 21.
- 4. Updated description of use of external capacitors in "Low Frequency Crystal Oscillator" on page 35.
- 5. Updated typo in"Alternate Functions of Port C" on page 86.
- 6. Updated bit description in "TWSR TWI Status Register" on page 235.
- 7. Updated typo in "Programming via the JTAG Interface" on page 313.
- 8. Updated conditions for V_{OI} in the table of "DC Characteristics" on page 326.
- 9. Updated "External Clock Drive" on page 331.
- Updated conditions for V_{INT2} in Table 27-11 (Single Ended channels) in "ADC Characteristics" on page 336.
- 11. Updated Minimum Reference Voltage in Table 27-12 (Differential channels) in "ADC Characteristics" on page 336.
- 12. Updated bit bit field typos in "Register Summary" on page 414.
- 2. Added 49-ball VFBGA pinout for ATmega164P/324P in "Pinout VFBGA" on page 4.
- 6. Added 49-ball VFBGA (49C2) to "Packaging Information" on page 425.

9.6 Rev. 8011H- 04/08

- Added 44-pad DRQFN pinout for ATmega164P in "Pinout DRQFN" on page 3.
- 2. Added 49-ball VFBGA pinout for ATmega164P/324P in "Pinout VFBGA" on page 4.
- 2. Added note to "Address Match Unit" on page 215.
- 3. Updated ATmega164P "Ordering Information" on page 421.
- 4. Added 44-lead QFN (44MC) to "Packaging Information" on page 424.
- 6. Added 49-ball VFBGA (49C2) to "Packaging Information" on page 425.

9.7 Rev. 8011G- 08/07

- 1. Updated "Features" on page 1
- Added "Data Retention" on page 9.
- 3. Updated "SPH and SPL Stack Pointer High and Stack pointer Low" on page 15.
- 4. LCD reference removed from table note in "Sleep Modes" on page 43.
- 5. Updated code example in "Bit 0 IVCE: Interrupt Vector Change Enable" on page 66.

- 6. Removed reference to External Memory Interface in "Alternate Functions of Port A" on page 81.
- 7. Updated "Data Reception The USART Receiver" on page 181.
- 8. Updated "ADCSRB ADC Control and Status Register B" on page 239.
- 9. Updated overview in "ADC Analog-to-digital Converter" on page 241.
- 10. Added "ATmega644P Typical Characteristic" on page 389.
- 11. Updated Figure 28-31 on page 355, Figure 28-32 on page 356, Figure 28-33 on page 356
- 12. Updated notes in Table 8-3 on page 33. Table 8-8 on page 36, Table 8-9 on page 37, and Table 8-11 on page 38.
- 13. Updated Table 13-7 on page 85, Table 13-8 on page 85, Table 13-10 on page 87, Table 13-11 on page 88, Table 13-14 on page 91, Table 27-1 on page 328, Table 27-2 on page 328, Table 27-5 on page 331, Table 27-9 on page 333, and Table 27-12 on page 337
- 14. Updated "ATmega324P DC Characteristics" on page 328 and "ATmega644P DC Characteristics" on page 329.
- 15. Updated Table 27-7 on page 332 and Table 8-13 on page 38.

9.8 Rev. 8011F- 04/07

1. Updated "Watchdog Timer Configuration" on page 60.

9.9 Rev. 8011E - 04/07

- 1. Updated "GTCCR General Timer/Counter Control Register" on page 160.
- 2. Updated "EECR The EEPROM Control Register" on page 24.

9.10 Rev. 8011D - 02/07

- 1. Updated "Pinout ATmega164P/324P/644P" on page 2.
- 2. Updated "Power-down Mode" on page 45.
- 3. Updated note in Table 12-1 on page 69.
- 4. Updated Table 24-1 on page 273.
- 5. Updated "Boot Size Configuration⁽¹⁾" on page 290.
- 6. Updated V_{OI} limits in "DC Characteristics" on page 326.
- 7. Updated note 3 and 4 in "DC Characteristics" on page 326.
- 8. Added note to "ATmega164P DC Characteristics" on page 328.
- 9. Added note to "ATmega324P DC Characteristics" on page 328.
- 10. Updated Figure 28-13 on page 346 and Figure 28-60 on page 371.

9.11 Rev. 8011C - 10/06

Updated "DC Characteristics" on page 326.



9.12 Rev. 8011B - 09/06

1. Updated "DC Characteristics" on page 326.

9.13 Rev. 8011A - 08/06

1. Initial revision.





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.