



## Data Transfer Instructions

- Mov
- Load
- Store
- Exchange
- Input In
- Output
- Push
- Pop




## Arithmetic Instructions

- Add
- Sub
- MUL
- DIV
- INC
- DEC
- Add with Carry
- Sub with borrow
- Negate



## Logical Instructions


- Complement (COM or NOT)
- Clear (CLR)
- Logical-And (AND)
- Logical-OR (OR)
- Ex-OR (XOR)
- Clear Carry (CLRC)
- Set Carry (STC)
- Complement carry (CMC)
- Enable Interrupt (EI)
- Disable Interrupt (DI)





## 'Shift Instructions'


- Logical shift left
- Logical shift right
- Arithmetic shift right
- Arithmetic shift left
- Rotate right
- Rotate Left
- Rotate right through carry
- Rotate Left through Carry




## 'Program Control Instructions'






## 'Transfer of Control Instructions'




## 'Instruction Format'



```
main()
{
    int a=10; Data
    int b=20;
    int c;
    c=a+b; inst.
    Pf(c) inst.
}
```





A machine has 24 bit instruction format. It has 32 registers and each of which is 32 bit long. It needs to support 49 instructions. Each instruction has two register operands and one immediate operand. If the immediate operand is signed integer the minimum value of immediate operand is \_\_\_\_\_.

A) -64  
B) -128  
C) -256  
d) -32

-----

OpCode	Operand		
24 bit			
OpCode	Reg <sub>1</sub>	Reg <sub>2</sub>	Imm. op.
6	5	5	8
$24 - (6 + 5 + 5)$			

Add R<sub>1</sub>, R<sub>2</sub> 50

$2^5 = 32$   
 $2^6 = 64$   
 $0 - 255$   
 $256$   
 $-128 \text{ to } 127$

Implied Mode: Operand is specified implicitly in the definition of the instruction. It is generally used for zero and one address mode.

Immediate Mode: Operand is directly provided as constant in address part. Hence, no computation is required for calculating the Effective Address.

Register Mode: Register number is there in the address part of the instruction. (Register contains the actual data). Due to register, instruction size is very less, and it is fast as well.

Register Indirect Mode: Register number is there in the instruction, but the register contains the address of the actual data. Instruction size is less, execution is fast but computational work is more.

Auto Increment or Decrement Mode: Special case of the above mode, but the data in the memory is in form of sequence (array of data). Used when data is in sequential form.

\*Direct Addressing Mode/ Actual Address Mode: Actual address is given in the address part and helps in access of variables. Disadvantage - we cannot give large address due to limited size of instruction.

\*Indirect Addressing Mode: Instruction contains the address which itself contains the actual address of the data. It is used to implement pointers and passing parameters. We need to access the memory twice.


Relative Addressing Mode: Instruction contains the address which has offsets to jump to achieve the real address. Hence, Effective Address = PC + Offsets. Hence, we do not need to give whole address.

Base Register Addressing Mode: Used in program reallocation. Hence,  
Effective Address = Base Address + Offsets (or Displacement).

Indexed Addressing Mode: Used to implement array efficiently and it requires several registers for the implementation. Due to array, we can access any element without changing the instruction.




# Memory Hierarchy



## 2-level Memory Organization


Independent Organization



$$AT(L_1) < AT(L_2)$$


$$T_{avg} = H_1 T_1 + (1 - H_1) T_2$$

Hierarchical




$$T_{avg} = H_1 T_1 + (1 - H_1) (T_1 + T_2)$$

## 3-Level Memory Organisation



$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 T_2 + (1 - H_1)(1 - H_2) T_3$$

$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 (T_1 + T_2) + (1 - H_1)(1 - H_2) (T_1 + T_2 + T_3)$$







Consider a system with 2-level caches. Access times of  $L_1$  and  $L_2$  and main memory are 1 ns, 10 ns and 500 ns. Hit ratio of  $L_1$  and  $L_2$  are .8 and .9. What is Avg. access time of system ignoring search time within cache?

- A) 13.0 ns
- B) 12.8 ns
- C) 12.6 ns
- D) 12.4 ns


(GATE 2004)



$$\begin{aligned}
 T_{avg} &= H_1 T_1 + (1-H_1) H_2 T_2 + (1-H_1)(1-H_2) T_3 \\
 &= .8 \times 1 + .2 \times .9 \times 10 + .2 \times .1 \times 500 \\
 &= .8 + 1.8 + 10 \\
 &= 12.6 \text{ ns}
 \end{aligned}$$

## 'Cache Mapping and its types'

Direct Mapping      Fully associative      K-way Set associative



## 'Direct Mapping'

$K \bmod n$   
 $\downarrow$   
 Block No  
 $B_0$   
 $0 \bmod 4$   
 $1 \bmod 4$   
 $2 \bmod 4$   
 $4 \bmod 4$

Cache	
$L_0$	$B_0 B_4 B_8 B_{12} B_{16}$
$L_1$	$B_1 B_5 B_9 B_{13} B_{17}$
$L_2$	$B_2 B_6 B_{10} B_{14} B_{18}$
$L_3$	$B_3 B_7 B_{11} B_{15} B_{19}$

16 words  
 Lines size  
 $\frac{16}{4} = 4$


$0001010$   
 2 ✓

$0-127 = 7 \quad 2^7 = 128$   
 $0-3 = 2^2 = 4$

Block No      Block offset (size)

Main Mem	
$W_0 W_1 W_2 W_3$	$B_0$
$W_4 W_5 W_6 W_7$	$B_1$
$W_8 W_9 W_{10} W_{11}$	$B_2 \leftarrow$
$W_{12} W_{13} W_{14} W_{15}$	$B_3$
$W_{16} W_{17} W_{18} W_{19}$	$B_4$
$\vdots$	$\vdots$
$W_{124} W_{125} W_{126} W_{127}$	$B_{31}$

128 Words  
 $\frac{128}{4} = 32$




### Advantages:


1. Line number is fixed hence we do not need to search whole lines.
2. Hits are easy and fast (Searching time is low).

### Disadvantages:


1. Due to fixed place of block, even if we have space in other lines, we cannot place the block there (**Conflict Miss**).





## Locality of Reference



- $\rightarrow$  if a word is accessed now then the word adjacent to it (close proximity) will be accessed next.
- $\rightarrow$  Keeping more words in a block affects spatial locality (block size)
- $\rightarrow$  if a word is referenced now then the same word will be referenced again in future
- $\rightarrow$  LRU is used in temporal locality.



## Cache Replacement Policies (Algo)



Miss Penalty Reduce  
 Hit increase

Consider a fully associative cache with 8 cache blocks (0-7) and the following sequence of memory block requests:

<sup>M</sup> 4, 3, 25, 8, 19, <sup>H</sup> 25, <sup>H</sup> 8, 16, 35, 45, 22, 8, 3, 16, 25, 7


if LRU replacement policy is used, which cache block will have memory block 7 (GATE 2004)

0	45
1	22
2	25
3	8
4	19 3
5	7
6	16
7	35

cache




# Need of Pipelining



## Definition of Pipelining


- Pipelining is the process of arrangement of hardware elements of CPU such that its overall performance is increased.
- Simultaneous execution of more than one instruction takes place in pipelined processor.
- In pipelining multiple instructions are overlapped in execution



First Instruction's time = number of Stages ( $K$ ). After that each instruction takes 1 unit.

Here, **CPI is nearly 1** (Clock Per Cycle) and Clock Cycle =  $k + (n-1)$ .

**Speed Up = non-Pipeline time / Pipeline time.**






A 4-stage pipeline has stage delays as 150, 120, 160 and 140 ns. Registers are used between stages and have a delay of 5 ns each. Assuming const. clock rate, the total time taken to process 1000 data items on this pipeline will be — ?

- a) 120.4  $\mu$ sec  
 b) 160.5  $\mu$ sec  
 c) 165.5  $\mu$ sec  
 d) 590  $\mu$ sec.

$$1 \times 4 \times 165 + 999 \times 1 \times 165 = 165495 \text{ ns} = 165.495 \mu\text{sec}$$



Consider a non-pipelined processor with a clock rate of 2.5 GHz and avg. cycles / Instruction of four. The same processor is upgraded to a pipelined processor with five stages, but due to internal pipeline delay, the clock speed is reduced to 2 GHz. Assume that there is no stall in pipeline. The speedup achieved in pipeline processor is — ?

- A) 3.2  
 B) 3.0  
 C) 2.2  
 d) 2.0

Speedup =  $\frac{T_{wp}}{T_p}$


$T_{wp} = 4 \times \frac{1}{2.5 \times 10^9} \text{ sec} = \frac{4 \times 1}{2.5 \times 10^9} \text{ sec}$

$T_p = \frac{1}{2 \times 10^9} \text{ sec}$

$f = 2.5 \text{ GHz}$   
 $T = \frac{1}{f}$


$\frac{4 \times 1}{2.5 \times 10^9} \text{ sec} = \frac{4 \times 2}{2.5 \times 10^9} \text{ sec} = \frac{8}{2.5}$

### \* Hazards in Pipelining \*




## 'Structural Hazard'

→ When multiple instructions needs same resource.




## 'Control Hazard'

→ All Instructions who change the program Counter leads to control Hazards




## 'RAW (Read After Write) Hazard'


	Domain	Range
$I_1, R_3 \leftarrow R_1 + R_2$	$I_1, R_1, R_2$	$R_3$
$I_2, R_5 \leftarrow \widehat{R_3} + R_4$	$I_2, R_3, R_4$	$R_5$



## Write After Read (WAR) Hazard



## Write After Write (WAW) Hazard



Why we need interface?

1. To cope up with the speed of CPU and memory, coz we use I/O devices which is very slow comparatively.
2. For the conversion of signals b/w I/O and CPU.
3. For translator or interpreter b/w I/O and CPU.
4. For the conversion b/w data format (e.g. I/O is 8 bits and CPU is 64 bit).

Daisy Chaining Interrupt and Parallel Priority Interrupt:

<https://upscfever.com/upsc-fever/en/gatecse/en-gatecse-chp165.html>




The following are some events that occur after a device Controller issues an interrupt while process L is under execution.

- P) The processor pushes the process status of L onto Control stack.
- Q) The processor finishes the execution of current instruction.
- R) The processor executes the interrupt service routine.
- S) The processor pops the process status of L from Control stack.
- T) The processor loads the new PC value based on interrupt.

Which of the following is correct order in which the above events occur?

- A) QPTRS
- B) PTRSQ
- C) TRPQS
- D) QTPRS

Hence,  
A) **QPTRS**  
is the correct  
order of execution




"CISC"

- 1) Complex Instruction Set Computers
  - 2) Large Number of Instructions
  - 3) Variable length Instruction format
  - 4) Large No. of addressing modes
  - 5) Cost is High
  - 6) More Powerful
  - 7) Several Cycle Instructions
  - 8) Manipulation directly in Memory
  - 9) Microprogrammed Control Unit
  - 10) Examples: Mainframes, Motorola 6800, Intel 8080
- MULT 2:2, 3:3

"RISC"

- 1) Reduced Instruction Set Computers
- 2) Less No. of Instructions
- 3) Fixed length Instruction format
- 4) Few no. of AM
- 5) Less cost
- 6) Less Powerful
- 7) Single Cycle Instructions
- 8) Only in Registers
- 9) Hardwired Control Unit
- 10) MIPS, ARM, SPARC, Fugaku



LOAD A, 2:2  
LOAD B, 3:3  
PROD A, B



