

<u>Implied Mode</u>: Operand is specified implicitly in the definition of the instruction. It is generally used for zero and one address mode.

<u>Immediate Mode</u>: Operand is directly provided as constant in address part. Hence, no computation is required for calculating the Effective Address.

<u>Register Mode</u>: Register number is there in the address part of the instruction. (Register contains the actual data). Due to register, instruction size is very less, and it is fast as well.

<u>Register Indirect Mode</u>: Register number is there in the instruction, but the register contains the address of the actual data. Instruction size is less, execution is fast but computational work is more.

<u>Auto Increment or Decrement Mode</u>: Special case of the above mode, but the data in the memory is in form of sequence (array of data). Used when data is in sequential form.

\*Direct Addressing Mode/ Actual Address Mode: Actual address is given in the address part and helps in access of variables. Disadvantage - we cannot give large address due to limited size of instruction.

\*Indirect Addressing Mode: Instruction contains the address which itself contains the actual address of the data. It is used to implement pointers and passing parameters. We need to access the memory twice.


Relative Addressing Mode: Instruction contains the address which has offsets to jump to achieve the real address. Hence, Effective Address = PC + Offsets.


Base Register Addressing Mode: Used in program reallocation. Hence,


Effective Address = Base Address + Offsets (or Displacement).

Hence, we do not need to give whole address.

<u>Indexed Addressing Mode</u>: Used to implement array efficiently and it requires several registers for the implementation. Due to array, we can access any element without changing the instruction.







Consider a system with 2-level caches. Access times of L, and L<sub>2</sub> and main me mony and I ns, lo ns and 500 ns. Hit gratio of L, and L<sub>2</sub> and .8 and .9 What is Avg. access time of system ignorning seasich time within Cache?

A) 13.0 ns

CPU

L<sub>2</sub>


MM


Tavg = H, L,


HIT + (1-H<sub>1</sub>) H<sub>2</sub> T<sub>2</sub> + (1-H<sub>1</sub>) (1-H<sub>2</sub>) T<sub>3</sub>

= .8 + 1.8 + 10

= 12.6 ns.









## **Advantages:**


- 1. Line number is fixed hence we do not need to search whole lines.
- 2. Hits are easy and fast (Searching time is low).


## **Disadvantages:**


1. Due to fixed place of block, even if we have space in other lines, we cannot place the block there (Conflict Miss).














First Instruction's time = number of Stages (K). After that each instruction takes 1 unit.


Here, **CPI** is nearly **1** (Clock Per Cycle) and Clock Cycle = **k** + (n-1). **Speed Up = non-Pipeline time /Pipeline time.** 








Consider a now pipelined processor with a clock nate of 2.5 gigations and ang. cycles I Instruction of fowr. The same processor is upgraded to a pipelined processor with five stages, but due to internal pipeline dolby, the clock speed is neduced to 2 gigations. Assume that there is no stall in pipeline. The speedup achieved in pipeline processor











## Why we need interface?

- 1. To cope up with the speed of CPU and memory, coz we use I/O devices which is very slow comparatively.
- 2. For the conversion of signals b/w I/O and CPU.
- 3. For translator or interpreter b/w I/O and CPU.
- 4. For the conversion b/w data format (e.g. I/O is 8 bits and CPU is 64 bit).

Daisy Chaining Interrupt and Parallel Priority Interrupt:

https://upscfever.com/upsc-fever/en/gatecse/en-gatecse-chp165.html

