



First Instruction's time = number of Stages (K). After that each instruction takes 1 unit.

Here, **CPI** is nearly **1** (Clock Per Cycle) and Clock Cycle = **k** + (n-1). **Speed Up = non-Pipeline time /Pipeline time.**







Consider a non pipelined processor with a clock nate of 2.5 gigations and any. Cycles / Instruction of fowr. The same processor is upgraded to a pipelined processor with five stages, but due to internal pipeline deby, the clock speed is neduced to 2 gigatients. Assume that there is no stall in pipeline. The speedup achieved in pipeline processor


18 — ? Speedup =
$$Twp$$
 $f = 2.5 GHz$


A) 3.2 $Twp = 4x I$


C) 2.2 $Tp = 4x I$
 $3.5 \times 10^9 \text{ Mec}$
 $3.5 \times 10^9 \text{ Mec}$











Why we need interface?

- 1. To cope up with the speed of CPU and memory, coz we use I/O devices which is very slow comparatively.
- 2. For the conversion of signals b/w I/O and CPU.
- 3. For translator or interpreter b/w I/O and CPU.
- 4. For the conversion b/w data format (e.g. I/O is 8 bits and CPU is 64 bit).

Daisy Chaining Interrupt and Parallel Priority Interrupt:

https://upscfever.com/upsc-fever/en/gatecse/en-gatecse-chp165.html

