Mini Project

Submitted by:

Nivesh S

Verilog Codes

4 to 1 MUX using dataflow modelling

```
? 🗆 🖸
 mux_4_to_1.v x top_module.v x latch.v x decoder_2_to_4.v x hw_ila_1 x hw_vios x
 /home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/mux_4_to_1.v
Q | 🕍 | ← | → | X | 📳 | 🖿 | X | // | 🔢 | ♀
                                                                                                               ٥
 20 \( \text{//} \) 21 \( \text{!}
 22
 23 module mux_4_to_1(
24 input sl,
        input sl,
input s0,
 25
26
         input i3,
         input i2,
 28
29
30
         input il,
input i0,
         output y
     assign y = sl ? (s0 ? i3 : i2) : (s0 ? i1 : i0);
endmodule
 32
 33 🖨
```

Decoder using behavioural modelling

```
mux_4_to_1.v x top_module.v x latch.v x decoder_2_to_4.v x hw_ila_1 x hw_vios
                                                                                                                                    ? 🗆 🖸
                                                                                                                                          ×
/home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/decoder_2_to_4.v
Q \mid \square \mid \wedge \mid \wedge \mid \lambda \mid \square \mid \square \mid X \mid // \mid \square \mid \Omega
                                                                                                                                          Ф
22 |
23 | module decoder_2_to_4(
         input en,
input [1:0] in,
output reg [3:0] out
26
27
case (in)
2'b00: out = 4'b0001;
2'b01: out = 4'b0100;
2'b10: out = 4'b0100;
2'b11: out = 4'b1000;
default: out = 4'd0;
32
34
35
36 白
37 白
          endcase
          end
38 else out = 4'd0;
39 end
40 ⊖ endmodule
41
```

Latch using behavioural modelling

Top level module along with counter IP Core

```
mux_4_to_1.v x top_module.v x latch.v x decoder_2_to_4.v x hw_ila_1 x hw_vios x
 /home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v
 Q 🗎 ← → 🐰 🖺 🟗 🗙 // 🖫 ♀
                                                                                                                                                                                                  Ф
23 module top_module(
24 input clk,
25 <del>|</del>
26 <del>|</del>
              //input i3,
//input i2,
27
              //input il,
//input i0,
28 🖨
              output data,
output y3,
29
              output y2,
output y1,
 31
32
33
34
              output yo
        );
wire [1:0] s;
wire [3:0] decode_out;
35
36
37
38
        wire mux_out;
c_counter_binary_0 counter (
           .CLK(clk), // input wire CLK
.Q(s) // output wire [1 : 0] Q
39
40
41
42
43
44
45
46
47
        );
mux_4_to_1 ml (s[1], s[0], i3, i2, i1, i0, mux_out);
decoder_2_to_4 d (mux_out, s, decode_out);
latch l (clk, decode_out, y3, y2, y1, y0);
assign data = mux_out;
        ila_0 your_instance_name (
```

```
mux_4_to_1.v x | top_module.v x | latch.v x | decoder_2_to_4.v x | hw_ila_1 x | hw_vios x |
 /home/arm-33/Desktop/mini_project/mini_project.srcs/sources_1/new/top_module.v
 ٥
49
                 .clk(clk), // input wire clk
50
51
 52
                .probeO(y3), // input wire [0:0] probe0
                .probed(y3), // input wire [0:0]
.probe2(y1), // input wire [0:0]
                                                                          probe1
53
54
                                                                         probe2
                .probe3(y0), // input wire [0:0] probe3
.probe4(data), // input wire [0:0] probe
55
56
                                                                            probe4
                probe5(s), // input wire [1:0] probe5
probe6(i3), // input wire [0:0] probe6
probe7(i2), // input wire [0:0] probe6
probe8(i1), // input wire [0:0] probe8
probe9(i0) // input wire [0:0] probe9
57
59
60
61
62
63
64
          vio_0 vio (
.clk(clk),
        .clk(clk), // input wire clk
.probe_out0(i3), // output wire [0 : 0] probe_out0
.probe_out1(i2), // output wire [0 : 0] probe_out1
.probe_out2(i1), // output wire [0 : 0] probe_out2
.probe_out3(i0) // output wire [0 : 0] probe_out3
);
65
67
69
70
71
72
73 :
74 \( \text{endmodule} \)
75 :
```

Waveforms simulated and observed using VIO and ILA core IP







