# ICD Design Lab – HW2 Testbench

#### B08901024 邱啟翰

### 1. Power Report

```
Loading db file '/home/raid7_2/userb08/b08024/ICDLAB_HW3/fsa0m_a_generic_core_ttlp8v25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
     Report : power
 8: -analysis_effort low
9: Design : alu
     Version: R-2020.09-SP5
     Date : Mon Mar 7 18:48:16 2022
5: Library(s) Used:
           fsa0m_a_generic_core_ttlp8v25c (File: /home/raid7_2/userb08/b08024/ICDLAB_HW3/fsa0m_a_generic_core_ttlp8v25c.db)
10: Operating Conditions: WCCOM Library: fsa0m_a_generic_core_sslp62v125c 11: Wire Load Model Mode: enclosed
                          Wire Load Model
                                          G200K fsa0m_a_generic_core_ttlp8v25c
enG5K fsa0m_a_generic_core_ttlp8v25c
     alu_DW_mult_uns_0
     Global Operating Voltage = 1.62
Power-specific unit information :
Voltage Units = 1V
Capacitance Units = 1.000000pf
Time Units = 1ns
Dynamic Power Units = 1nW (6
                                                        (derived from V,C,T units)
          Leakage Power Units = lpW
       Cell Internal Power = 295.6324 uW
Net Switching Power = 324.3423 uW
                                                                    (52%)
Hi: Total Dynamic Power = 619.9747 uW (100%)
3: Cell Leakage Power = 36.2053 nW
16:
17: Power Group
                                Internal
                                                           Switching
                                                                                                                                      ( % ) Attrs
                               Power
                                                           Power
                                                                                            Power
                                                                                                                           Power
                                                                                                                          0.0000 ( 0.00%)
0.0000 ( 0.00%)
0.0000 ( 0.00%)
0.0000 ( 0.00%)
0.4464 ( 72.00%)
0.0000 ( 0.00%)
0.1736 ( 28.00%)
                       0.0000
0.0000
0.0000
0.0000
0.2129
                                                                             0.0000
0.0000
0.0000
0.0000
9.1781e+03
0.0000
2.7027e+04
9: io pad
                                                 0.0000
0.0000
0.0000
0.0000
0.2335
0.0000
9.0821e-02
                                                                 0.0000
                                                                                              0.0000
0: memory
     clock_network
3: register
14: sequential 0.0000
15: combinational 8.2725e-02
                                   0.0000
                                                                                      3.6205e+04 pW
```

# 2. Timing Report

```
**********
Report : timing
      -path full
      -delay max
      -max paths 1
Design : alu
Version: R-2020.09-SP5
Date : Mon Mar 7 18:48:49 2022
Operating Conditions: WCCOM Library: fsa0m_a_generic_core_sslp62v125c
Wire Load Model Mode: enclosed
 Startpoint: data_b_reg[0]
            (rising edge-triggered flip-flop clocked by clk_p_i)
 Endpoint: out r reg[15]
          (rising edge-triggered flip-flop clocked by clk p i)
 Path Group: clk_p_i
 Path Type: max
 Des/Clust/Port Wire Load Model
                                   Library
                                     fsa0m_a_generic_core_ttlp8v25c
 alu_DW_mult_uns_0 enG5K
                                     fsa0m_a_generic_core_ttlp8v25c
                                                   Incr
   0.00 0.00
0.50 0.50
0.00 0.50 r
0.52 1.02 r
 clock clk_p_i (rise edge)
 clock network delay (ideal)
 data_b_reg[0]/CK (QDFFRBN)
 data b reg[0]/Q (QDFFRBN)
 mult 39/b[0] (alu DW mult uns 0)
                                                   0.00
 mult 39/U318/C (INV1S)
mult 39/U298/C (INV1S)
                                                   0.21
 mult_39/U299/C (INV1S)
                                                   0.30
                                                            1.64 f
1.86 r
 mult 39/U390/C (NR2)
 mult 39/U115/S (HA1)
                                                   0.23
                                                            2.09 f
 mult_39/U113/S (FA1S)
                                                   0.51
                                                            2.60 r
3.02 f
 mult 39/U112/S (FA1S)
                                                           3.45 f
 mult_39/U12/CC (FA15)
                                                   0.42
 mult_39/Ull/CC (FALS)
                                                   0.40
                                                             3.85 f
                                                   0.40
                                                            4.24 f
 mult_39/U10/CC (FA1S)
 mult 39/U9/CC (FA1S)
                                                   0.40
                                                           4.64 f
 mult_39/U8/CC (FA1S)
                                                   0.40
                                                           5.04 f
5.44 f
 mult 39/U7/CC (FA1S)
                                                   0.40 5.84 f
0.40 6.24 f
 mult_39/U6/CC (FA1S)
 mult_39/U5/CC (FA1S)
                                                   0.40
 mult 39/U4/CC (FA1S)
                                                             6.64 f
 mult 39/U3/CC (FA1S)
                                                   0.41
                                                             7.04 f
 mult_39/U325/C (XOR2HS)
                                                   0.15
                                                             7.19 f
                                                            7.19 f
 mult_39/product[15] (alu_DW_mult_uns_0)
                                                            7.41 f
 U320/C (A022)
                                                   0.22
                                                   0.27
 U96/C (A0112)
                                                             7.68 f
                                                             7.68 f
 out_r_reg[15]/D (QDFFRBT)
 data arrival time
                                                             7.68
                                                   10.00 10.00
0.50 10.50
-0.10 10.40
0.00 10.40 r
                                                  10.00
 clock clk_p_i (rise edge)
 clock network delay (ideal)
 clock uncertainty
                                                   -0.10
 out_r_reg[15]/CK (QDFFRBT)
 library setup time
                                                  -0.06
 data required time
      ______
 data required time
 data arrival time
   ______
 slack (MET)
```

# 3. Area Report

### 4. Discussion

從上面三個報告可以看出這是一個合理的結果:

### ✓ Power

可以看出 register 跟 combinational circuit 各佔一部份的 power,而這兩部分分別的 internal, switching 和 leakage power 相加可得出總共的 internal, switching 和 leakage power。

### ✓ Timing

可以看出在這樣的 cycle time(設為 10ns)·經過各個 transistor 的時間加總最多可以到 10.34ns·但此電路只需 7.68ns·因此在 timing 上十分寬裕。Slack time 即是剩餘寬裕的時間·基本上大於或等於零都代表電路是正常的。

### ✓ Area

可以看出該電路合成後所需要的 cells, nets, ports 數,以及各部分的 area 數。