
FSM-1

Sketch the state transition diagram for the FSM described by the following HDL code. An FSM of this nature is used in a branch predictor on some microprocessors.

```
Verilog
module fsm1 (input clk, reset,
             input taken, back,
             output predicttaken);
  reg [4:0] state, nextstate;
 parameter S0 = 5'b00001;
  parameter S1 = 5'b00010;
  parameter S2 = 5'b00100;
  parameter S3 = 5'b01000;
 parameter S4 = 5'b10000;
  always @ (posedge clk, posedge reset)
   if (reset) state <= S2;</pre>
   else
            state <= nextstate;</pre>
 always @ (*)
   case (state)
     S0: if (taken) nextstate = S1;
                   nextstate = S0;
     S1: if (taken) nextstate = S2;
         else
                 nextstate = S0;
     S2: if (taken) nextstate = S3;
                  nextstate = S1;
         else
     S3: if (taken) nextstate = S4;
                  nextstate = S2;
         else
     S4: if (taken) nextstate = S4;
                 nextstate = S3;
         else
     default:
                   nextstate = S2;
   endcase
  assign predicttaken = (state == S4)
                        (state == S3)
                        (state == S2 \&\& back);
endmodule
```





地址:中国上海市四平路1239号 邮编:200092 1239 SIPING ROAD SHANGHAI CHINA 200092 电话(TEL):+86 21- 传真(FAX)::+86 21-网址(WEB):www.tongji.edu.cn



FSM-2

Alyssa P. Hacker's snail has a daughter with a Mealy machine FSM brain. The daughter snail smiles whenever she slides over the pattern 1101 or the pattern 1110. Sketch the state transition diagram for this happy snail using as few states as possible. Write Verilog code (including testbench) for this FSM, run simulation to verify you design.






```
S2 : begin
module fsm (
    input wire clk,
input wire reset,
input wire in,
output reg smile
                                                                                      if(in) begin
                                                                                           next_state = S4;
                                                                                            smile = 1'b0;
                                                                                      end else begin
                                                                                           next_state = S3;
                                                                                            smile = 1'b0;
     localparam S0 = 3'b000;
                                                                                      end
     localparam S1 = 3'b001;
localparam S2 = 3'b010;
                                                                                end
    localparam S3 = 3'b011;
localparam S4 = 3'b100;
                                                                                S3 : begin
                                                                                      if(in) begin
     reg [2:0] current_state, next_state;
                                                                                           next_state = S1;
smile = 1'b1;
    always @(posedge clk or posedge reset)
in if (reset)
                                                                                      end else begin
begin
              current_state <= S0;</pre>
                                                                                           next_state = S0;
          else
                                                                                           smile = 1'b0;
              current_state <= next_state;</pre>
                                                                                      end
    end
                                                                                end
                                                                                S4: begin
    always @(*) begin
case (current_state)
                                                                                      if(in) begin
              S0 : begin
if (in) begin
                                                                                           next_state = S4;
                                                                                           smile = 1'b0;
                        next_state = S1;
smile = 1'b0;
                                                                                      end else begin
                                                                                           next_state = S3;
                   end else begin
   next_state = S0;
                                                                                           smile = 1'b1;
                                                                                     end
                        smile = 1'b0:
                   end
                                                                                 end
               end
                                                                                default : begin
               S1 : begin
                                                                                     next_state = S0;
                   if(in) begin
                                                                                      smile = 1'b0;
                       next_state = S2;
smile = 1'b0;
                                                                           endcase
                   end else begin
  next_state = S0;
smile = 1'b0;
              end
```


FSM-3

(1). Gray codes have a useful property in that consecutive numbers differ in only a single bit position. Table blow lists a 3-bit Gray code representing the numbers 0 to 7. Design a 3-bit modulo 8 Gray code counter FSM with no data inputs and three outputs. (A modulo N counter counts from 0 to N-1, then repeats. For example, a watch uses a modulo 60 counter for the minutes and seconds that counts from 0 to 59.) When reset, the output should be 000. On each clock edge, the output should advance to the next Gray code. After reaching 100, it should repeat with 000. Draw state transition diagram for this FSM.

Number	Gray code		
0	0	0	0
1	0	0	1
2	0	1	1
3	0	1	0
4	1	1	0
5	1	1	1
6	1	0	1
7	1	0	0



(2). Extend your modulo 8 Gray code counter to be an UP/DOWN counter by adding an UP input. If UP = 1, the counter advances to the next number. If UP = 0, the counter retreats to the previous number. write Verilog code and testbench for this FSM, compile and simulate your design.



```
module tb_gray_counter;
...
                                                               reg clk;
reg reset;
module gray_counter (
                                                               reg UP;//
                                                                            方向控制
     input wire clk,
                                                               wire [2:0] gray_out;
     input wire reset,
     input wire UP.
                                                               gray_counter dut (
     output reg [2:0] gray_out);
                                                                    .clk(clk),
                                                                    .reset(reset),
     parameter S0 = 3'b000;
                                                                    .UP(UP),
.gray_out(gray_out)
     parameter S1 = 3'b001;
parameter S2 = 3'b011;
     parameter S3 = 3'b010
     parameter S4 = 3'b110;
                                                               initial begin
     parameter S6 = 3'b101:
                                                                    forever #5 clk = ~clk;
     parameter S7 = 3'b100;
     reg [2:0] state, next_state;
                                                               initial begin
                                                                    reset = 1; UP = 1;#10;
reset = 0;#10;
     always @(posedge clk or posedge reset)
                                                                    repeat (10) @(posedge clk);
UP = 0;
             state <= S0;
         else
              state <= next state:
                                                                    repeat (10) @(posedge clk);
                                                                    reset = 1;#10;
reset = 0;#10;
     always @(*) begin
          case (state)
                                                                    UP = 0;
             S0: next_state = (UP) ? S1 : S7;
S1: next_state = (UP) ? S2 : S0;
S2: next_state = (UP) ? S3 : S1;
                                                                    repeat (5) @(posedge clk);
                                                                    $finish;
               S3: next_state = (UP) ? S4 : S2;
              S4: next_state = (UP) ? S5 : S3;
              S5: next_state = (UP) ? S6 : S4;
                                                               initial begin
              S6: next_state = (UP) ? S7 : S5;
S7: next_state = (UP) ? S0 : S6;
                                                                    $monitor("time: %t, reset: %b,
UP: %b, grey: %b",
              default: next_state = S0;
                                                                               $time, reset, UP,
         endcase
                                                          grayendt);
                                                               initial begin

$dumpfile("grey.vcd");
     always @(state) begin
                                                                    $dumpvars(0, tb_gray_counter);
         gray_out = state;
endmodule
                                                          endmodule
```

4. Timing

A field programmable gate array (FPGA) uses configurable logic blocks (CLBs) rather than logic gates to implement combinational logic. The Xilinx Spartan 3 FPGA has propagation and contamination delays of 0.61 and 0.30 ns, respectively, for each CLB. It also contains flip-flops with propagation and contamination delays of 0.72 and 0.50 ns, and setup and hold times of 0.53 and 0 ns, respectively.

- (a) If you are building a system that needs to run at 40 MHz, how many consecutive CLBs can you use between two flip-flops? Assume there is no clock skew and no delay through wires between CLBs.
- (b) Suppose that all paths between flip-flops pass through at least one CLB. How much clock skew can the FPGA have without violating the hold time?