

## Data-Path and Components:





And:

```
module And #(parameter INPUT_SIZE = 1)(input [INPUT_SIZE-1:0] A, B, output reg [INPUT_SIZE-1:0] F);
    wire [INPUT_SIZE-1:0] fTemp;
    genvar i;
    generate
        for (i = 0; i < INPUT_SIZE; i = i + 1) begin</pre>
            C2 u_C2 (
                .D00(1'b0),
                .D01(1'b0),
                .D10(1'b0),
                .D11(1'b1),
                .A1(1'b1),
                .B1(1'b1),
                .A0(A[i]),
                .B0(B[i]),
                .out(fTemp[i])
    endgenerate
    assign F = fTemp;
```

Or:

```
module Or #(parameter INPUT_SIZE = 1)(input [INPUT_SIZE-1:0] A, B, output reg [INPUT_SIZE-1:0] F);
   wire [INPUT_SIZE-1:0] fTemp;
   genvar i;
   generate
     for (i = 0; i < INPUT_SIZE; i = i + 1) begin
      C2 u_C22 (
             .D00(1'b0),
      .D01(1'b0),
      .D10(1'b1),
       .D11(1'b0),
       .A1(A[i]),
       .A0(1'b0),
     .B0(1'b0),
.out(fTemp[i])
   endgenerate
   assign F = fTemp;
endmodule
```

Xor:

```
module Xor #(parameter INPUT_WIDTH = 1) (input [INPUT_WIDTH-1:0] A, B,output reg [INPUT_WIDTH-1:0] F);

...wire [INPUT_WIDTH-1:0] fTemp;

...genvar i;

...genvar i;

...generate

..... for (i = 0; i < INPUT_WIDTH; i = i + 1) begin : mux_instances

..... C2 xor_instance(.D00(1'b0), .D01(1'b1), .D10(1'b1), .D11(1'b0), .A1(A[i]), .B1(1'b0), .A0(B[i]), .B0(1'b1), .out(fTemp[i]));

..... end

...end
...en
```

Not:

```
module Not #(parameter INPUT_SIZE = 1) (input [INPUT_SIZE-1:0] A, output [INPUT_SIZE-1:0] F);

... wire [INPUT_SIZE-1:0] fTemp;

... genvar i;
... generate
... for (i = 0; i < INPUT_SIZE; i = i + 1) begin : gen_loop
... C1 u1 (.A0(1'b1), .A1(1'b0), .SA(A[i]), .B0(1'b0), .B1(1'b0), .SB(1'b0), .S0(1'b0), .S1(1'b0), .F(fTemp[i]));
... end
... endgenerate
... assign F = fTemp;
endmodule</pre>
```

## Register:

We've built the other components based on the above gates:

for adder we used a standard full-adder from DLD Course and with a generative for made a n bit adder. for multiplier we used an array multiplier and handled the bits using Xor and two's complement. for our controller we used two Mux's one for choosing the ns and one for choosing the output signals and we used a register so that it's sync'd with our clock.

## Controller:

```
Gefine 50 3'd8
Gefine 52 3'd2
Gefine 52 3'd2
Gefine 52 3'd3
Gefine 53 3'd4
Gefine 54 3'd4

module Controller(input done, output reg sel, ld, input clk, rst, start, output reg ctrDone);

wire[2:0] nsSel0, nsSel1, nsSel2, nsSel3, nsSel4;
wire[2:0] nsSel0ut, ps, out;
wire[3:0] pss;

assign nsSel1 = 'S2;
assign nsSel2 = 'S3;
assign nsSel2 = 'S3;
assign nsSel4 = 'S4;
assign pss = (1'b0, ps);

Reg #(3) regg (.data_in(nsSelOut), .clk(clk), .clr(rst), .en(1'b1), .data_out(ps));

Mux2to1 #(3) mx1 (.A('S0), .8('S1), .5(start), .F(nsSel3));

Mux1to1 #(3) mx2 (.A('S1), .8('S4), .3(done), .F(nsSel3));

Mux1to1 #(3) mx2 (.A(nsSel0), .8(nsSel1), .C(nsSel2), .D(nsSel3), .E(nsSel4), .F(), .G(), .H(), .I(), .I(), .L(), .M(), .N(), .O(), .P(), .S(pss), .FF(nsSelOut));

Mux1to1 #(3) mx2 (.A(a) Bol0), .B(a'b100), .C(a'b100), .D(a'b100), .E(a'b101), .F(), .G(), .H(), .I(), .I(), .I(), .R(), .R(), .N(), .O(), .P(), .S(pss), .FF(out));

assign sel = out[2];
assign 1d = out[1];
assign trDone = out[0];
endmodule
```