




# **Customer Training**

## **The Quartus Prime Software: Foundation**

A-MNL-QP-F-15-1-v1

<http://www.altera.com/customertraining/ILT/P-CSTN-QP-F-15-1-v1.zip>



| <b>Table of Contents</b>                      | <b>Page Numbers</b> |
|-----------------------------------------------|---------------------|
| <b>The Quartus Prime Software: Foundation</b> |                     |
| Objectives                                    | 1                   |
| Class Agenda                                  | 2                   |
| Edition Comparison and Migration Paths        | 4                   |
| Quartus Prime Feature Overview                | 5                   |
| Quartus Prime Projects                        | 13                  |
| New Project Wizard                            | 14                  |
| Project Navigator                             | 19                  |
| Quartus Prime Project Files                   | 20                  |
| Project Management                            | 22                  |
| IP Management                                 | 22                  |
| Design Methodology                            | 30                  |
| Design Entry Methods                          | 32                  |
| Creating New Files                            | 33                  |
| Verilog & VHDL                                | 34                  |
| Altera IP Cores                               | 36                  |
| Qsys                                          | 47                  |
| State Machine Editor                          | 47                  |
| Memory Editor                                 | 48                  |
| Other System Design Entry Tools               | 52                  |
| Compilation                                   | 57                  |
| Compilation Design Flows                      | 60                  |
| Message Window                                | 63                  |
| Compilation Report                            | 66                  |
| Netlist Viewers                               | 69                  |
| Chip Planner                                  | 74                  |
| Settings & Assignments                        | 83                  |
| Settings                                      | 84                  |
| Assignments (Logic Options)                   | 88                  |
| Design Assistant                              | 95                  |
| Optimization Advisors                         | 95                  |
| I/O Planning                                  | 98                  |
| Pin Planner                                   | 100                 |
| BluePrint Platform Designer                   | 111                 |
| A Taste of Programming & Configuration        | 118                 |
| Class Summary                                 | 122                 |
| Altera Technical Support                      | 124                 |
| Device Programming Appendix                   | 125                 |





# The Quartus Prime Software: Foundation

The Altera logo, featuring the word "ALTERA" in a stylized, blue, sans-serif font with a registered trademark symbol. It is positioned on a white background that is part of a larger blue and white graphic element.

© 2015 Altera Corporation—Confidential

## Course Objectives

- Create a new Quartus® Prime project
- Choose supported design entry methods
- Compile a design into a programmable logic device (PLD)
- Locate resulting compilation information
- Create design constraints (assignments & settings)
- Manage I/O assignments
- Prepare for programming/configuring a PLD

## Class Schedule

| Start        | End          | Topic                                       |
|--------------|--------------|---------------------------------------------|
| <b>8:30</b>  | <b>9:00</b>  | Introduction and Feature Overview           |
| <b>9:00</b>  | <b>9:45</b>  | Project & IP Management                     |
| <b>9:45</b>  | <b>10:00</b> | Lab 1: New Project Wizard                   |
| <b>10:00</b> | <b>11:15</b> | Design Methodology & Design Entry           |
| <b>11:15</b> | <b>11:45</b> | Lab 2: Design Entry                         |
| <b>11:45</b> | <b>12:30</b> | Lunch                                       |
| <b>12:30</b> | <b>1:30</b>  | Compilation                                 |
| <b>1:30</b>  | <b>2:00</b>  | Lab 3: Compilation                          |
| <b>2:00</b>  | <b>2:45</b>  | Settings & Assignments                      |
| <b>2:45</b>  | <b>3:15</b>  | Lab 4: Settings & Assignments               |
| <b>3:15</b>  | <b>4:30</b>  | I/O Planning & Taste of Programming/Config. |
| <b>4:30</b>  | <b>5:00</b>  | Lab 5: I/O Planning                         |

 = Fixed start/stop times

3

© 2015 Altera Corporation—Confidential




## The Quartus Prime Software: Foundation

Introduction to Altera® Devices and Tools



© 2015 Altera Corporation—Confidential

## Product Portfolio Overview




## Quartus Prime Software: Three Editions



[Feature comparison available on Altera web site](#)

[Quartus Prime software download center](#)

## Migration Paths



Free online training: [Migrating to the Quartus Prime Pro Edition Software](#)

7

© 2015 Altera Corporation—Confidential



## Quartus Prime Licensing

### ◀ **Web Edition → Lite Edition (LE)**

- No change
- No license file required

### ◀ **Subscription Edition → Standard Edition (SE)**

- No change
- Previous Subscription Edition license will work with Standard Edition

### ◀ **Pro Edition (PE)**

- Requires a new feature line

### ◀ **Licensing FAQ:** <https://www.altera.com/support/support-resources/download/licensing/q-and-a.html>

### ◀ **Self-Service Licensing Center:**

<https://mysupport.altera.com/AlteraLicensing/license/index.html>

8

© 2015 Altera Corporation—Confidential



# The Quartus Prime Software: Foundation

Quartus Prime Design Software Feature Overview



## Quartus Prime Design Software

- ◀ Fully-integrated development tool
  - Multiple design entry methods
  - Logic synthesis
  - Place & route
  - Device programming
- ◀ Simulation
  - Supports standard HDL simulation tools
  - Includes ModelSim®-Altera Starter Edition tool
    - ◀ Optional upgrade to ModelSim-Altera Edition tool
  - See comparison
    - ◀ <https://www.altera.com/products/design-software/model-simulation/modelsim-altera-software.html>

## Quartus Prime Design Software Features

|                                                       | Quartus Prime Tool/Feature                                                                                                                                                                                                                                                                                                                                            |
|-------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Operating system                                      | <ul style="list-style-type: none"> <li>64-bit Windows and Linux support</li> </ul>                                                                                                                                                                                                                                                                                    |
| Licensing                                             | <ul style="list-style-type: none"> <li>Node-locked and network licensing support</li> </ul>                                                                                                                                                                                                                                                                           |
| Project creation                                      | <ul style="list-style-type: none"> <li>New Project Wizard</li> </ul>                                                                                                                                                                                                                                                                                                  |
| Design entry                                          | <ul style="list-style-type: none"> <li>Text Editor (HDL support)</li> <li>Schematic Editor</li> <li>State Machine Editor</li> <li>IP Catalog (<i>replaces MegaWizard Plug-In Manager</i>)</li> <li>Qsys system design tool</li> <li>DSP Builder Standard/Advanced Blockset</li> <li>OpenCL support</li> <li>3<sup>rd</sup>-party design entry tool support</li> </ul> |
| Constraint (assignment) entry                         | <ul style="list-style-type: none"> <li>Assignment Editor</li> <li>Text Editor support of Synopsys Design Constraints (SDC)</li> <li>Pin Planner</li> <li>BluePrint Platform Designer (<i>Pro Edition only</i>)</li> <li>Scripting (Tcl) support</li> </ul>                                                                                                            |
| Design processing/compilation (synthesis and fitting) | <ul style="list-style-type: none"> <li>Quartus Integrated Synthesis (QIS) or Spectra-Q™ Synthesis (<i>Pro</i>)</li> <li>3<sup>rd</sup> party EDA synthesis tool support</li> <li>Quartus Prime Fitter (<i>Lite &amp; Standard</i>)</li> <li>Spectra-Q Hybrid Placer &amp; Router (<i>Standard &amp; Pro</i>)</li> </ul>                                               |
| Design evaluation and debugging                       | <ul style="list-style-type: none"> <li>RTL Viewer</li> <li>Technology Map Viewers</li> <li>State Machine Viewer</li> </ul>                                                                                                                                                                                                                                            |

11

## Quartus Prime Design Software Features (cont.)

| Category                                         | Quartus Prime Tool/Feature                                                                                                                                                                                                                                          |
|--------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power analysis                                   | <ul style="list-style-type: none"> <li>PowerPlay power analyzer</li> </ul>                                                                                                                                                                                          |
| Static timing analysis                           | <ul style="list-style-type: none"> <li>TimeQuest timing analyzer</li> </ul>                                                                                                                                                                                         |
| Simulation                                       | <ul style="list-style-type: none"> <li>ModelSim-Altera Starter Edition</li> <li>ModelSim-Altera Edition</li> <li>3<sup>rd</sup> party EDA simulation tool support</li> </ul>                                                                                        |
| Chip layout viewing and modification             | <ul style="list-style-type: none"> <li>Chip Planner</li> <li>Resource Property Editor</li> </ul>                                                                                                                                                                    |
| Programming file generation                      | <ul style="list-style-type: none"> <li>Quartus Prime Assembler</li> </ul>                                                                                                                                                                                           |
| FPGA/CPLD programming                            | <ul style="list-style-type: none"> <li>Quartus Prime Programmer</li> </ul>                                                                                                                                                                                          |
| Hardware debugging tools                         | <ul style="list-style-type: none"> <li>SignalTap II embedded logic analyzer</li> <li>In-System Sources and Probes</li> <li>SignalProbe incremental routing</li> <li>System Console</li> <li>Transceiver Toolkit</li> <li>In-System Memory Content Editor</li> </ul> |
| Design optimization and productivity improvement | <ul style="list-style-type: none"> <li>Design Assistant</li> <li>Rapid Recompile</li> <li>Quartus Prime incremental compilation</li> <li>Physical synthesis optimization</li> <li>Design Space Explorer II (DSE)</li> </ul>                                         |

12

© 2015 Altera Corporation—Confidential




## Quartus Prime Edition Use in this Training

- ◀ Training focuses mostly on Standard Edition
  - Tool usage
  - Screen shots
  - Lab exercises
- ◀ Most features identical between all 3 editions
- ◀ Pro Edition-specific features will be highlighted

13 © 2015 Altera Corporation—Confidential



## Welcome to the Quartus Prime Software!




Turn on or off in  
**Tools menu → Options**

14 © 2015 Altera Corporation—Confidential






## Quartus Prime Default Operating Environment



15 © 2015 Altera Corporation—Confidential



## Main Toolbar




16 © 2015 Altera Corporation—Confidential





## Tips & Tricks Advisor

Help menu → Tips & Tricks



**Provides useful instructions on using the Quartus Prime software & links to settings**

**Available sections include:**

- New features in current release
- Helpful features and project settings available to designers

17 © 2015 Altera Corporation—Confidential



## Built-In Help System



**Web browser-based help allows for easy search in page**


*Note: Bug in 15.1 causes issues with Help in Chrome. Workaround is to click OK in JavaScript dialog that appears, then change URL to **index\_frames.htm** (instead of **.html**).*

18 © 2015 Altera Corporation—Confidential



## Detachable Windows

- Separate child windows from the Quartus Prime GUI frame (**Window** menu → **Detach/Attach Window**)




19 © 2015 Altera Corporation—Confidential



## Auto Hide/Show Dockable Windows

- Quickly hide/unhide dockable windows by “unpinning”
- Hover over a window's tab to make it temporarily visible
- Re-pin to keep the window visible




20 © 2015 Altera Corporation—Confidential




## Tasks Window

- Easy access to most Quartus Prime functions
- Organized into related tasks within task flows


**Full Design Flow**  
Perform all project tasks



**Compilation Flow**  
Focus on compilation tasks



**Rapid Recompile**  
Faster compile iterations






Double-click  
any task to run

21 © 2015 Altera Corporation—Confidential



## Custom Task Flow

- Create brand new flows or flows based off of existing ones
- Add Tcl scripts to flows for quick access




22 © 2015 Altera Corporation—Confidential



## Tcl Console Window


- Enter and execute Tcl commands directly in the GUI

View menu → Utility Windows → Tcl Console



- Execute from command-line using Tcl shell
  - quartus\_sh -shell
- Run complete scripts from Tools menu → Tcl Scripts...

## Tcl and Command Line Help



Command-line and  
Tcl arguments

Help details and examples

C:\<install dir>\quartus\bin64\quartus\_sh --qhelp



## Further Information

Quartus Prime Handbook always available online in pdf format at (**Documentation** link at top of all altera.com web pages):

**Standard:** [https://www.altera.com/content/dam/altera-www/global/en\\_US/pdfs/literature/hb/qts/qts-qps-handbook.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/qts/qts-qps-handbook.pdf)

**Pro:** [https://www.altera.com/content/dam/altera-www/global/en\\_US/pdfs/literature/hb/qts/qts-qpp-handbook.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/qts/qts-qpp-handbook.pdf)

### ◀ Quartus Prime Handbook Volume 2 chapters

- Command-Line Scripting
- Tcl Scripting

### ◀ Free on-line training classes

- Introduction to Tcl
  - ◀ <http://www.altera.com/education/training/courses/ODSW1180>
- Quartus Prime Software Tcl Scripting
  - ◀ <http://www.altera.com/education/training/courses/ODSW1190>

### ◀ Tcl references on-line

- Good reference: <http://tmml.sourceforge.net/doc/tcl/>

## The Quartus Prime Software: Foundation

Quartus Prime Projects

## Quartus Prime Projects

### ◀ Description

- Collection of related design files & libraries
- Must have a designated top-level entity
- Target a single device
- Store settings in Quartus Prime settings file (.qsf)
- Compiled netlist information stored in **db** folder in project directory

### ◀ Create new projects with **New Project Wizard**


- Can be created using Tcl scripts

27 © 2015 Altera Corporation—Confidential




## New Project Wizard


**File menu**



**Tasks**



**Select working directory**



**Directory, Name, Top-Level Entity**

What is the working directory for this project?

What is the name of this project?

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.


**Tcl:** `project_new <project_name>`

28 © 2015 Altera Corporation—Confidential



## Project Type

- ◀ Create a blank project or use templates from Altera Design Store
  - <https://cloud.altera.com/devstore/>




29 © 2015 Altera Corporation—Confidential



## Altera Design Store

- ◀ Download complete example design templates for specific development kits
- ◀ Design examples include design files, device programming files, and software code as required
- ◀ Install .par files and select as template in New Project Wizard




30 © 2015 Altera Corporation—Confidential



## Install and Select Design Templates

- ◀ **devplatforms** folder created at **.par** installation location
- ◀ Templates available for all future project creation




31 © 2015 Altera Corporation—Confidential



## Add Files

- ◀ Add design files
  - Graphic
  - VHDL
  - Verilog
  - SystemVerilog
  - EDIF
  - VQM
- ◀ Add library paths
  - User libraries
  - MegaCore® library
  - AMPP™ library
  - Pre-compiled VHDL packages



```
Tcl: set_global_assignment -name VHDL_FILE <filename.vhd>
Tcl: set_global_assignment -name USER_LIBRARIES <library_path_name>
```

32 © 2015 Altera Corporation—Confidential





## Device Selection

Choose device family & family category  
(transceiver options, SoC options, etc.)

Filter device list

Choose specific part from list

| Name           | Core Voltage | ALMs  | Total I/Os | GPIOs | GXB Channel PMA | GXB Channel |
|----------------|--------------|-------|------------|-------|-----------------|-------------|
| 5CGXFC7C7F23C8 | 1.1V         | 56480 | 268        | 240   | 6               | 6           |
| 5CGXFC7C7U19C8 | 1.1V         | 56480 | 268        | 240   | 6               | 6           |
| 5CGXFC7D6F27C6 | 1.1V         | 56480 | 378        | 336   | 9               | 9           |
| 5CGXFC7D6F27C7 | 1.1V         | 56480 | 378        | 336   | 9               | 9           |
| 5CGXFC7D6F27C7 | 1.1V         | 56480 | 378        | 336   | 9               | 9           |
| 5CGXFC7D6F31A7 | 1.1V         | 56480 | 522        | 480   | 9               | 9           |
| 5CGXFC7D6F31C6 | 1.1V         | 56480 | 522        | 480   | 9               | 9           |
| 5CGXFC7D6F31C7 | 1.1V         | 56480 | 522        | 480   | 9               | 9           |

```
Tcl: set_global_assignment -name FAMILY "device family name"
Tcl: set_global_assignment -name DEVICE <part_number>
```

33 © 2015 Altera Corporation—Confidential



## EDA Tool Settings

- Choose EDA tools and file formats
- Settings can be changed or added later


See handbook for Tcl command format

34 © 2015 Altera Corporation—Confidential



Done!


Review results & click **Finish** when done



35 © 2015 Altera Corporation—Confidential

ALTERA

## Opening an Existing Project



From File menu




Double-click .qpf file

### Recent Projects


Recent Projects

- pipemult.qpf C:/altera\_trn/Quartus\_Prime\_Software\_Foundation/QP15\_1/Verilog/pipemult.qpf
- pipemult.qpf C:/altera\_trn/Quartus\_Prime\_Software\_Foundation/QP15\_1/VHDL/pipemult.qpf
- pipemult.qpf C:/altera\_trn/Quartus\_Prime\_Software\_Foundation/QP15\_1/Schematic/pipemult.qpf
- ddr3\_pcie\_2inst\_nf.qpf C:/altera\_trn/Blueprint/ddr3\_pcie\_2inst\_nf\_pov/ddr3\_pcie\_2inst\_nf.qpf

Select from recent projects



From Tasks window




36 © 2015 Altera Corporation—Confidential

Tcl: `project_open <project_name>`

ALTERA

## Project Navigator: Hierarchy




Displays project hierarchy after project is analyzed

Uses

- Set top-level entity
- Set incremental design partition
- Make entity-level assignments
- View resource usage
- Locate in design file or viewers/floorplans (cross-probing)


Full compilation or Processing menu → **Start** → **Start Hierarchy Elaboration**

## Project Navigator: Files & Design Units



Files

- Shows files explicitly added to project
  - Open files
  - Remove files from project
  - Set new top-level entity
  - Specify VHDL library
  - Select file-specific synthesis tool
- Can also use **Project** menu → **Add/Remove Files in Project...**



Design Units

- Displays design unit & type
  - VHDL entity and architecture
  - Verilog module
  - AHDL (Altera HDL) subdesign
  - Block diagram filename
- Expanded unit displays file which instantiates design unit

## Quartus Prime Project Files & Folders

- ◀ Quartus Prime Project File (.qpf)
- ◀ Quartus Prime Defaults File (.qdf)
- ◀ Quartus Prime Settings File (.qsf)
- ◀ Synopsys® Design Constraints (.sdc)
  - Contains timing constraints
  - Learn about SDC and using the TimeQuest timing analyzer
    - ◀ <http://www.altera.com/education/training/courses/ODSW1115>
- ◀ **db** folder
  - Contains compiled design information
  - May also see **incremental\_db** for incremental compilation information
- ◀ **output\_files** folder (customize location/name in project settings)
  - Generated compilation report files
  - Programming files generated by the Quartus Prime Assembler

## Project & Defaults Files

### ◀ Quartus Prime Project File (.qpf)

fir\_filter.qpf

- Quartus Prime version
- Time stamp
- Active revision(s)
  - ◀ Discussed in a moment

```

QUARTUS_VERSION = "15.1"
DATE = "13:57:59 November 12, 2015"

# Revisions

PROJECT_REVISION = "filtref"
PROJECT_REVISION = "filtref_new"

```

### ◀ Quartus Prime Defaults Files (.qdf)

- Stores Quartus Prime project settings & assignment defaults
- Example names: *assignment\_defaults.qdf* or *<revision\_name>\_assignment\_defaults.qdf*
- Found in local project or *altera\<version>\quartus\bin64* directory

## Quartus Prime Settings File (.qsf)

- Stores all settings & assignments *except* timing
- Uses Tcl syntax
- Can be edited manually by user

User comments start with #

Source other Tcl/.qsf files to organize assignments

```

18
19
20 # Quartus Prime
21 # Version 15.1.0 Build 185 10/21/2015 S3 Standard Edition
22 # Date created - 13:03:13 November 10, 2015
23
24
25
26
27
28 # Notes:
29 # 1) The default values for assignments are stored in the file:
30 #    pipemult_lc_assignment_defaults.qdf
31 #    If this file doesn't exist, see file:
32 #    assignment_defaults.qdf
33 # 2) Altera recommends that you do not modify this file. This
34 #    file is updated automatically by the quartus Prime software
35 #    and any changes you make may be lost or overwritten.
36
37
38
39 source "location_assignments.tcl"
40
41 set_global_assignment -name FAMILY "Cyclone V"
42 set_global_assignment -name DEVICE 10AC12K10C7C7
43 set_global_assignment -name TOP_LEVEL_ENTITY pipemult
44 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.1.0
45 set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:42:26 NOVEMBER 11, 2015"
46 set_global_assignment -name LAST_QUARTUS_VERSION 15.1.0
47 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
48 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
49 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
50 set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
51 set_global_assignment -name DEVICE_FILTER_PIN_COUNT 672

```

See the **Quartus Settings File Reference Manual**

([https://www.altera.com/content/dam/altera-www/global/en\\_US/pdfs/literature/manual/mnl\\_qsf\\_reference.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/manual/mnl_qsf_reference.pdf))  
for more details on QSF assignments & syntax

## Constraint Files & Assignment Priority

- .qsf**
  - Highest priority
  - Assignments always used from here first
- Revision-specific **.qdf** file located in project directory
  - `<revision_name>_assignment_defaults.qdf`
  - Created automatically in the project directory when a revision is opened in another version of the Quartus Prime software
- .qdf** located in project directory
  - `assignment_defaults.qdf`
  - Created automatically in project directory when project archived & restored
- .qdf** located in Quartus Prime **bin64** directory
  - Lowest priority
  - Assignments only used if not found in higher priority files

## Project & IP Management

- ◀ Project archive & restore
- ◀ Project copy
- ◀ Revisions
- ◀ Project clean
- ◀ IP management tools


## Project Archive

- ◀ Creates 2 files
  - Compressed Quartus Prime Archive File (.qar)
    - ◀ Includes design files, .qpf file, & .qsf file(s)
    - ◀ Option to include databases
    - ◀ Creates local .qdf file for archive
  - Archive activity log (.qarlog)
- ◀ Example uses
  - File storage (version control)
  - Project handoff: useful for sending to Altera support

**Tcl:** `project_archive <project_name>`




## Project Archive (cont.)



Project menu or  
Tasks window

- Preset files included in archive
- Create custom archive




45 © 2015 Altera Corporation—Confidential



## Restore Archived Project

- ◀ Decompresses **.qar** into specified directory
- ◀ Paths/directory structures to referenced files/libraries *outside* project directory must also be restored
  - Recreated in restore location based on nearest common *parent directory*
  - Example of referenced file paths in restored project destination:
    - ◀ <destination folder>**/drive/CI**<entire path to all files in project directory>
    - ◀ <destination folder>**/drive/HI**<path to file(s) referenced on original H drive>

Project menu



**Tcl:** `project_restore <archive_file>`

46 © 2015 Altera Corporation—Confidential






## Project Copy

- Copy & save exact duplicate of project in new directory
  - Project file (.qpf)
  - Design files
  - Settings files
- Example use: duplicating work before editing design files
- User libraries are **not** copied; check paths
- New local .qdf not created; only copies .qdf if it exists

### Project menu



47 © 2015 Altera Corporation—Confidential




## Revisions

- Explore new sets of constraints
- Compile options without losing previous work
- Compare results between revisions
- Revision-specific project files generated and stored in **db** directory
  - Copy and update current revision files (no recompile required)
  - Generate new ones when new revision created and compiled

48 © 2015 Altera Corporation—Confidential



## Creating a Revision



49 © 2015 Altera Corporation—Confidential


**Tcl:** `create_revision <revision_name>`



## Project Revision Support

- ▶ **.qsf** created for each revision
  - `<revision_name>.qsf`
- ▶ Active revision names stored in **.qpf**
- ▶ Text file created for each revision (from description field)
  - `<revision_name>_description.txt`

Compile all revisions or right-click to compile individual revision



**Tcl:** `project_open -revision <revision_name> <project_name>`  
**Tcl:** `set_current_revision <revision_name>`

50 © 2015 Altera Corporation—Confidential



## Compare Revisions

- Click **Compare...** from the Revisions dialog box

Detailed summary of  
revision assignments  
and results

Export to .csv file


|                                        | pipemut                                  | pipemut_ic                               | pipemut_migration                               |
|----------------------------------------|------------------------------------------|------------------------------------------|-------------------------------------------------|
| Filter Status                          | Successful - Thu Nov 12 15:03:52 2015    |                                          |                                                 |
| Quartus Prime Version                  | 15.1.0 Build 185 10/21/2015 SJ Standa... | 15.1.0 Build 185 10/21/2015 SJ Standa... | 15.1.0 Build 185 10/21/2015 SJ Standard Edition |
| Revision Name                          | pipemut                                  | pipemut_ic                               | pipemut_migration                               |
| Top-level Entity Name                  | pipemut                                  | pipemut                                  | pipemut                                         |
| Family                                 | Cyclone V                                | Cyclone V                                | Cyclone V                                       |
| Device                                 | 5CGXFC508F27C7                           | 5CGXFC508F27C7                           | 5CGXFC508F27C7                                  |
| Timing Models                          | Final                                    | Final                                    | Final                                           |
| Logic utilization (in ALMs)            | 1 / 29,080 (< 1 %)                       |                                          |                                                 |
| Total registers                        | 16                                       |                                          |                                                 |
| Total pins                             | 44 / 364 (12 %)                          | 44 / 364 (12 %)                          | 44 / 364 (12 %)                                 |
| Total virtual pins                     | 0                                        |                                          |                                                 |
| Total block memory bits                | 512 / 4,567,040 (< 1 %)                  |                                          |                                                 |
| Total RAM Blocks                       | 1 / 446 (< 1 %)                          |                                          |                                                 |
| Total DSP Blocks                       | 1 / 150 (< 1 %)                          |                                          |                                                 |
| Total HSSI RX PCSs                     | 0 / 6 (0 %)                              |                                          |                                                 |
| Total HSSI PMA RX Deserializers        | 0 / 6 (0 %)                              |                                          |                                                 |
| Total HSSI TX PCSs                     | 0 / 6 (0 %)                              |                                          |                                                 |
| Total HSSI PMA TX Serializers          | 0 / 6 (0 %)                              |                                          |                                                 |
| Total PLLs                             | 0 / 12 (0 %)                             | 0 / 12 (0 %)                             | 0 / 12 (0 %)                                    |
| Total DLLs                             | 0 / 4 (0 %)                              | 0 / 4 (0 %)                              | 0 / 4 (0 %)                                     |
| I/O Assignment Analysis Status         |                                          | Successful - Wed Nov 11 14:10:06 2015    | Successful - Wed Nov 11 14:29:39 2015           |
| TimeQuest Timing Analyzer              |                                          |                                          |                                                 |
| Slew 1100mV BSC Model Setup 'vr_clock' |                                          |                                          |                                                 |
| Slew                                   | 1.685                                    | 2.438                                    |                                                 |
| THS                                    | 0.000                                    | 0.000                                    |                                                 |
| Slew 1100mV BSC Model Setup 'clk1'     |                                          |                                          |                                                 |

51 © 2015 Altera Corporation—Confidential



## Project Clean

- Cleans databases and output files generated for a given revision (or revisions)
  - Removes revision files in project subfolders
  - Removes reports, programming files, and other compiler-generated output
- Select **Clean Project** from the **Project** menu
  - Select from available revisions
  - Clean multiple revisions using wildcards



**Tcl:** `project_clean -revision <revision_name> <project_name>`

52 © 2015 Altera Corporation—Confidential



## IP Management Tools

- ◀ Keep track of project IP cores
- ◀ Flag out-of-date IP cores
- ◀ Upgrade IP cores to latest version

## Project Navigator: IP Components

- ◀ View all IP in project
  - Component name/file, Quartus software version, vendor
- ◀ View if new version of IP available
  - Required upgrade 
  - Optional upgrade 
  - IP is up to date 
- ◀ Right-click to upgrade or edit individual IP


Icon indicates new version is available; double-click to update manually through parameter editor

Filter IP list

| Entity | IP Component | Version | Supported Device Families | IP File  | Vendor |
|--------|--------------|---------|---------------------------|----------|--------|
| mult   | LPM_MULT     | 15.0    | Cyclone V                 | mult.qip | Altera |
| ram    | RAM: 2-PORT  | 15.0    | Cyclone V                 | ram.qip  | Altera |

## Upgrading IP Components

- Software detects out-of-date IP when opening existing project
  - Manually open from **Project** menu, Project Navigator, or IP right-click
  - Displays required and optional upgrades
- Select IP block(s) and click **Perform Automatic Upgrade** if supported
  - Qsys systems and components must be regenerated in Qsys



**Filter by name or upgrade status (Required or optional upgrade)**

55 © 2015 Altera Corporation—Confidential



## Test Your Knowledge: Quartus Prime Projects

1. Which of the following basic Quartus Prime project files is *not* created by the New Project Wizard?
  - a. Quartus Prime Project File (**.qpf**)
  - b. Quartus Prime Defaults File (**.qdf**)
  - c. Quartus Prime Settings File (**.qsf**)
  - d. Synopsys Design Constraints (**.sdc**)
  - e. b & d
  - f. a & c
2. Which of the basic project files is unique for each revision?
  - a. Quartus Prime Project File (**.qpf**)
  - b. Quartus Prime Defaults File (**.qdf**)
  - c. Quartus Prime Settings File (**.qsf**)
  - d. Synopsys Design Constraints (**.sdc**)

56 © 2015 Altera Corporation—Confidential



## Exercise 1

57

© 2015 Altera Corporation—Confidential



## Projects Summary

- ◀ Projects necessary for design processing
- ◀ Use New Project Wizard to create new projects
- ◀ Use Project Navigator to study file & entity relationships within project
- ◀ Project archive, copy, revisions, and clean provide easy-to-use project management

58

© 2015 Altera Corporation—Confidential



## Project Support Resources

- ◀ *Managing Quartus Prime Projects* chapter in Volume 1 of the Quartus Prime Handbook

**Quartus Prime Handbook always available online in pdf format at (*Documentation* link from any page on the web site):**

**<https://www.altera.com/support/literature/lit-index.html>**

## The Quartus Prime Software: Foundation

Design Methodology




## Typical PLD Design Flow

Design Specification




**Schematic entry/RTL coding/Qsys**

- Behavioral or structural description of design



**RTL simulation**

- Functional simulation
- Verify logic model & data flow



**Synthesis (Mapping)**

- Translate design into device specific primitives
- Optimization to meet required area & performance constraints
- Quartus Prime synthesis or 3<sup>rd</sup> party synthesis tools
- Result: **Post-synthesis netlist**




**Place & route (Fitting)**

- Map primitives to specific locations inside target technology with reference to area & performance constraints
- Specify routing resources to be used
- Quartus Prime Fitter or Spectra-Q Hybrid Placer & Router
- Result: **Post-fit netlist**

61 © 2015 Altera Corporation—Confidential




## Typical PLD Design Flow




**Timing analysis (TimeQuest Timing Analyzer)**

- Verify performance specifications were met
- Static timing analysis



**Gate level simulation (optional)\***

- Simulation with timing delays taken into account
- Verify design will work in target technology



**PC board simulation & test**

- Simulate board design
- Program & test device on board
- Use **SignalTap™ II** Logic Analyzer or other on-chip tools for debugging

62 © 2015 Altera Corporation—Confidential

\* Not supported in 20-nm and newer devices



# The Quartus Prime Software: Foundation

Design Entry



## Design Entry Methods


### ◀ Quartus Prime design entry

- Text editor
  - ◀ VHDL
  - ◀ Verilog or SystemVerilog
- Schematic editor
  - ◀ Block Diagram File
- System editor
  - ◀ Qsys
- State machine editor
  - ◀ HDL from state machine file
- Memory editor
  - ◀ HEX
  - ◀ MIF

### ◀ 3rd-party EDA tools

- EDIF 2 0 0
- Verilog Quartus Mapping (**.vqm**)


## Design Entry File Types Supported




◀ Mixing & matching design files allowed

## Creating New Design Files (& Others)

File menu → **New** or  in Toolbar



Tasks window



## Text Design Entry

### ◀ Quartus Prime Text Editor features

- Block commenting
- Line numbering in HDL text files
- Bookmarks
- Syntax coloring
- Find/replace text
- Find and highlight matching delimiters
- Function collapse/expand
- Create & edit **.sdc** files for TimeQuest timing analyzer
- ***Preview/editing of full design and construct HDL templates***

### ◀ Enter text description

- VHDL (**.vhd**, **.vhdl**)
- Verilog (**.v**, **.vlg**, **.Verilog**, **.vh**)
- SystemVerilog (**.sv**)

*Note: select your default text editor from*

67

© 2015 Altera Corporation—Confidential

**Tools menu → Options → Preferred Text Editor**



## Verilog & VHDL

### ◀ VHDL - VHSIC hardware description language

- IEEE Std 1076 (1987 & 1993) supported
- Partial IEEE Std 1076-2008 support
- IEEE Std 1076.3 (1997) synthesis packages supported

### ◀ Verilog

- IEEE Std 1364 (1995 & 2001) & 1800 (SystemVerilog) supported

### ◀ Use Quartus Prime integrated synthesis to synthesize

### ◀ View supported commands in built-in help

***Learn more about HDL in Altera HDL  
customer training classes***

68

© 2015 Altera Corporation—Confidential





## Text Editor Features

## Find/highlight matching delimiters

### Bookmarks (on/off/jump to)

**Insert Template**  
(Edit menu)





**Preview window: edit before inserting & save as user template**

69 © 2015 Altera Corporation—Confidential



## Additional Text Editor Features

- Auto-complete
- Smart highlighting
- Syntax color differentiation
- Error message indicator & tooltips



70 © 2015 Altera Corporation—Confidential



## Schematic Design Entry

### ◀ Full-featured schematic design capability

### ◀ Schematic Editor uses

- Create simple test designs to understand the functionality of an Altera IP: PLL, LVDS I/O, memory, etc...
- Create top-level schematic for easy viewing & connection
- Convert between schematic **.bdf**, block symbol **.bsf**, and HDL files

*Note:* Schematic entry online training available: Using the Quartus II Software: Schematic Design (<http://www.altera.com/education/training/courses/ODSW1105>)

## Altera IP Cores

### ◀ Pre-made design blocks

### ◀ Benefits

- Configurable, parameterized settings add flexibility & portability
- “Drop-in” support to accelerate design entry
- Pre-optimized for Altera architecture

### ◀ Many basic non-encrypted functions included for free in web and subscription editions

### ◀ More advanced IP available in two forms

- IP Base Suite
- MegaCore IP

## IP Base Suite

- ◀ Free & installed with the Quartus Prime software
  - License required for Lite edition
    - ◀ Otherwise operate in OpenCore® Plus mode (*discussed in a moment*)
  - HDL simulation models installed in Quartus Prime libraries
- ◀ Included in IP Base Suite
  - FIR Compiler
  - Numerically Controlled Oscillator
  - Fast Fourier Transform Compiler
  - AXI BFM (bus functional models) for simulation
  - DDR2/3/QDRII/LPDDR2/RLDRAMII SDRAM Controllers with UniPHY
  - See <https://www.altera.com/products/intellectual-property/design/ip-base-suite.html> for details

## IP MegaCores

- ◀ Must purchase license (except IP Base Suite)
  - Logic for IP function is encrypted
- ◀ Two types
  - MegaCore IP: developed by Altera
  - Altera Megafunctions Partner Program (AMPP) IP
- ◀ All MegaCore functions & some AMPP functions support OpenCore Plus feature
  - Develop design using free version of core
  - HDL simulation models provided with IP
  - Generate time-limited, JTAG-tethered configuration/programming files
  - See [AN320: OpenCore Plus Evaluation of Megafunctions](#)



## MegaCore IP Examples

- ◀ Triple-Speed Ethernet MAC
- ◀ 10Gb Ethernet MAC
- ◀ CRC Compiler
- ◀ IP Compiler for PCI Express® soft core
  - Note: Hard IP for PCI Express does not required a license
- ◀ Video and Image Processing Suite

See <https://www.altera.com/products/intellectual-property/overview.html> for a complete list of Altera IP solutions

75 © 2015 Altera Corporation—Confidential



## IP Catalog




- ◀ Centralized tool for the implementation, configuration, & generation of IP cores optimized for a specific device family
- ◀ Includes built-in or custom IP

Tools menu → IP Catalog or  
View menu → Utility Windows → IP Catalog


### No project open

Generate IP for any device family



### Project open

Generate IP for project device or any device family




76 © 2015 Altera Corporation—Confidential



## IP Settings

- Choose default output HDL for IP
- Automatically add generated IP to project

Tools menu → Options




77 © 2015 Altera Corporation—Confidential

ALTERA

## Search for IP

- Point to 3<sup>rd</sup>-party or custom IP for access in IP Catalog
- Paths shared with Qsys system design tool (*described later*)




78 © 2015 Altera Corporation—Confidential

ALTERA

## Using the IP Catalog

1. Select IP to create and click **Add**, or double-click IP
2. Name IP (for output file names)
3. Specify IP parameters
4. Generate IP files




79 © 2015 Altera Corporation—Confidential



## IP Options and Documentation

- Right-click IP in IP Catalog to add different versions or get help and documentation




80 © 2015 Altera Corporation—Confidential




## Parameterizing IP

- Classic MegaWizard™ Plug-In Manager or single-window IP Parameter Editor for creating most new IP cores or editing existing cores
- IP Parameter Editor used with:
  - All IP cores targeted to Arria 10 and newer devices
  - New variants of certain IP cores
- Make changes to existing IP through tools discussed earlier

### Top-level IP variation file selection for classic parameter editors



### Top-level IP name for new Qsys-based IP Parameter Editor



81 © 2015 Altera Corporation—Confidential



## MegaWizard Plug-In Manager Example


### Multiply-Add IP core

Three step process to configure megafunction

Updating graphical representation

Customization options

Estimated device resource usage




Locate documentation in Quartus II Help or the web

82 © 2015 Altera Corporation—Confidential




## MegaWizard Plug-In Output File Selection



- ◀ Default
  - HDL wrapper file
- ◀ Selectable
  - HDL instantiation template
  - VHDL component declaration (.cmp)
  - Quartus Prime symbol (.bsf)
  - Verilog black box
  - Behavioral waveform (.html)

## Single-Window Parameter Editor Example


- ◀ Variant of MegaWizard Plug-In Manager for some newer IP





## IP Parameter Editor

### Generates a Qsys “system” for IP



85 © 2015 Altera Corporation—Confidential



## Output Files

### Top-level folder files

- **<IP\_name>.qsys**
  - Main Qsys system file; can be opened using Qsys system design tool
- **<IP\_name>.sopcinfo**
  - XML file describing IP used for software development tools

### Located in <IP\_name> folder

- **<IP\_name>.bsf**
  - Symbol file for Quartus Prime schematic editor (*optional*)
- **<IP\_name>.html**
  - HTML generation report
- Instantiation templates

### Located in <IP\_name>/synthesis folder

- **<IP\_name>.qip**
  - Script file that adds all files needed for synthesis to Quartus Prime project
- **<IP\_name>.[v|vhdl]**
  - IP core top-level file connecting all components together
- Submodule files for synthesis
  - Located in <IP\_name>/synthesis/submodules folder
  - Combination of Verilog, SystemVerilog, and/or VHDL files representing IP


### Files for simulation (optional)

86 © 2015 Altera Corporation—Confidential




## New IP Parameter Editor Output Files Example

### project (folder)



## Methods for Editing Existing IP Parameters

1. Double-click or right-click IP core in **IP Components** view of **Project Navigator**
2. Double-click in **Upgrade IP Components** dialog box
3. Open IP core's top-level **.v/.vhd** file as **Auto**



◀ Change parameters and regenerate IP core




## System Design Entry With Qsys

- Simplifies complex system development
  - Automatic interconnect generation
- Raises the level of design abstraction
  - High level design and system visualization
- Provides a standard platform: IP integration, custom IP authoring, IP verification
- Enables design re-use
- Scales easily to meet the needs of end product
- Reduces time to market
  - Reduces design development time
  - Eases verification

89 © 2015 Altera Corporation—Confidential



## But What Exactly is Qsys?




- Components in system use different interfaces to communicate (some standard, some non-standard)
- Typical system requires significant engineering work to design custom interface logic
- Integrating design blocks and intellectual property (IP) is tedious and error-prone

90 © 2015 Altera Corporation—Confidential



## Automatic Interconnect Generation



- ◀ Avoids error-prone integration
- ◀ Saves development time with automatic logic & HDL generation
- ◀ Enables you to focus on value-add blocks

*Qsys improves productivity by automatically generating the system interconnect logic*

## The Qsys GUI

Qsys - sm\_transfer\_system.qsys (C:\altera\_tmi\introduction\_to\_Qsys\QSYS\Lab1\sm\_transfer\_system.qsys)

File Edit System Generate View Tools Help

System Contents Address Map Interconnect Requirements Device Family

IP Catalog

Project

- System
- Training

Libraries

- Interface Protocols
- Memory Interfaces and Controllers
- PUL
- Processors and Peripherals
- Qsys Interconnect

Hierarchy

- sm\_transfer\_system
- clk\_clk\_in
- clk\_clk\_in\_reset
- ext\_mem\_bus
- greenled\_out
- hex0\_out
- hex1\_out
- hex2\_out
- av\_sm\_master
- dma\_source\_to\_sram
- dma\_sram\_to\_led
- ext\_mem\_bus
- led\_fifo
- led\_out
- led\_timing\_adapter

System Contents

Messages

0 Errors, 5 Warnings

Generate HDL... Finish

Draggable, detachable tabs


## Qsys Resources

- ◀ Qsys chapters in [Volume 1](#) of the Quartus Prime Handbook
- ◀ Instructor-led training
  - [Introduction to the Qsys System Integration Tool](#)
  - [Advanced Qsys System Integration Tool Methodologies](#)
- ◀ Online training
  - [Introduction to Qsys](#)
  - [Creating a System Design with Qsys](#)
  - Advanced System Design Using Qsys series
    - ◀ [Component & System Simulation](#)
    - ◀ [System Verification with System Console](#)
    - ◀ [Qsys System Optimization](#)
    - ◀ [Utilizing Hierarchy in Qsys Designs](#)

## State Machine Editor

- ◀ Create state machines in GUI
  - Manually by adding individual states, transitions, and output actions
  - Automatically with State Machine Wizard (**Tools** menu & toolbar)
- ◀ Generate state machine HDL code (required)
  - VHDL
  - Verilog
  - SystemVerilog

**File** menu → **New** or **Tasks** window  
Select **State Machine File (.smf)**




Double-click states & transitions to edit properties: name, equations, actions



## From .smf to HDL

- Generate optimized code (Verilog, SV, or VHDL)
- Automatically added to project
- Required for use



```

module SM1 (
    reset, clock, input1, input2;
    input reset;
    input clock;
    input input1;
    input input2;
    tri0 reset;
    tri0 input1;
    tri0 input2;
    reg [2:0] fstate;
    reg [2:0] reg_fstate;
    parameter state1=0, state2=1, state3=2;

    always @(posedge clock)
    begin
        if (clock) begin
            fstate <= reg_fstate;
        end
    end

    always @(fstate or reset or input1 or input2)
    begin
        if (reset) begin
            reg_fstate <= state1;
        end
        else begin
            case (fstate)
            state1: begin
                if ((input1 & ~(input2)))
                    reg_fstate <= state2;
                else
                    reg_fstate <= state1;
            end
            state2: begin
                if ((input1 | input2))
                    reg_fstate <= state3;
                else
                    reg_fstate <= state1;
            end
            state3: begin
                if ((input1 & input2))
                    reg_fstate <= state3;
                else
                    reg_fstate <= state1;
            end
            default: begin
                $display ("Reach undefined state");
            end
        end
    end
end

```

95 © 2015 Altera Corporation—Confidential



## Memory Editor

- Create or edit memory initialization files
  - Intel HEX (.hex)
    - Preferred and compatible with 3<sup>rd</sup> party tools
  - Altera-specific (.mif) format
- Design entry
  - Initialization file data sent to device during device programming to initialize memory blocks
- Simulation
  - Use to initialize memory blocks before simulation or after breakpoints


96 © 2015 Altera Corporation—Confidential




## Create Memory Initialization File

**File → New or Tasks window**


**1) HEX or MIF format**



**2) Select memory size**




**3) Memory space editor opens**



## Change Options

- View options of memory editor
  - View** menu → select from available options





## Edit Contents

- ◀ Edit contents of memory file
- ◀ Save memory file as **.hex** or **.mif** file

•Select address location & type in a value

•Select the address & right-click to select fill option from menu


•Copy & paste from spreadsheet



Specify custom cell fill

- Repeating sequence
- Increment/decrement count

## Using Memory File in Design




Specify **.mif** or **.hex** file in IP Parameter Editor or MegaWizard Plug-In Manager

May also specify **.mif** file in HDL using the **ram\_init\_file** synthesis attribute



## Memory Size Wizard

- ◀ Allows editing the size of memory file
- ◀ Use the Memory Size Wizard (**Edit** menu)
  - Edit word size
  - Edit number of words
  - Specify how to handle word size change
    - ◀ Pad words
    - ◀ Combine words
    - ◀ Truncate words
    - ◀ Add words



## Importing 3<sup>rd</sup>-Party EDA Tool Files

- ◀ Interface with industry-standard EDA tools that generate netlist files
  - EDIF 2 0 0 (.edf)
  - Verilog Quartus Mapping (.vqm)
- ◀ To import and use netlist files
  - Specify EDA tool in the Quartus Prime software settings
  - Instantiate block(s) in design
  - Add .edf/.vqm file(s) to Quartus Prime project



## 3<sup>rd</sup>-Party Synthesis Tool Support




- ◀ Precision RTL
- ◀ Precision RTL Plus




- ◀ Synplify
- ◀ Synplify Pro
- ◀ Synplify Premier

## System Design Entry Tools

- ◀ Qsys system development tool (*discussed earlier*)
- ◀ DSP Builder Standard/Advanced Blocksets
- ◀ Altera SDK for OpenCL™ Compiler



## DSP Builder Advanced Blockset Example



- Top-level of a DSP Builder design is a testbench



## DSP Builder Design Standard and Advanced Blocksets

### ◀ DSP Builder Standard Blockset

- Cycle accurate behavior (works the way you designed it)
- Multiple clock domain design
- Control rich with state machine or backpressure
- Access detailed device features
- Custom HDL code import support
- Hardware-in-the-loop simulation support

### ◀ DSP Builder Advanced Blockset

- Specification driven design with automatic pipeline and folding
- Multichannel designs with automatic vectorized inputs
- Single system clock for the main datapath logic
- Design exploration

### ◀ DSP solutions web site


- <https://www.altera.com/solutions/technology/dsp/overview.html>

107 © 2015 Altera Corporation—Confidential



## Open Computing Language (OpenCL)

- ◀ Framework for heterogeneous programs
- ◀ Royalty-free
- ◀ Allows general purpose programs to run on multiple platforms
- ◀ Adaptable to obtain high performance




108 © 2015 Altera Corporation—Confidential



## Altera SDK for OpenCL

- ◀ Translates OpenCL source file into custom-generated hardware image to be loaded onto FPGA
- ◀ Provides API for use by OpenCL host application to execute and communicate with hardware image
- ◀ Altera SDK for OpenCL
  - <https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html>

```
// kernel.cl
__kernel void KernelName(...)
{
    int i = get_global_id(0);
    c[i] = a[i] + b[i];
}
```



109 © 2015 Altera Corporation—Confidential

## Test Your Knowledge: Design Entry

1. IP cores in the IP Base Suite and IP MegaCores require additional licensing to generate unrestricted programming files.
  - ☐ True
  - ☐ False
2. The Memory Editor is used to \_\_\_\_\_. Its supported file formats are \_\_\_\_\_.
  - a. change the contents of initialized RAMs and ROMs; **.mif** and **.hex**
  - b. initialize on-chip RAMs and ROMs; **.mif** and **.hex**
  - c. initialize on-chip RAMs and ROMs; **.mif** and **.qsys**
  - d. view the contents of initialized RAMs and ROMs; **.hex** and **.emif**

110 © 2015 Altera Corporation—Confidential



## Exercise 2

111 © 2015 Altera Corporation—Confidential



## Design Entry Summary

- ◀ Multiple design entry methods supported
  - Text (Verilog, VHDL, State Machine Editor output)
  - 3<sup>rd</sup>-party netlist (VQM, EDIF)
  - Schematic
  - System (Qsys)
- ◀ IP Parameter Editor and MegaWizard Plug-In Manager parameterize IP cores
- ◀ Memory Editor allows generation of memory initialization files
- ◀ 3<sup>rd</sup>-party EDA tools supported for design entry & synthesis

112 © 2015 Altera Corporation—Confidential



## Design Entry Support Resources

### ◀ Quartus Prime Handbook chapters ([Volume 1](#))

- Recommended Design Practices
- Recommended HDL Coding Styles
- Qsys chapters
  - ◀ Creating a System With Qsys
  - ◀ Creating Qsys Components
  - ◀ Qsys Interconnect
- 3rd-party EDA tool chapters

### ◀ Training courses & demonstrations

- [VHDL & Verilog HDL Basics](#) (online courses)
- [Introduction to Verilog HDL](#) & [Advanced Verilog HDL Design Techniques](#) courses
- [Introduction to VHDL](#) & [Advanced VHDL Design Techniques](#) courses
- [SystemVerilog with the Quartus II Software](#) (online)
- [Designing with the DSP Builder Advanced Blockset](#)
- [Introduction to OpenCL for Altera FPGAs](#)

113 © 2015 Altera Corporation—Confidential




## The Quartus Prime Software: Foundation

Quartus Prime Compilation



© 2015 Altera Corporation—Confidential

## Quartus Prime Full Compilation Flow




115 © 2015 Altera Corporation—Confidential



## Processing Options

- ◀ **Start Compilation (Full)**
- ◀ **Start Hierarchy Elaboration**
  - Checks syntax & builds hierarchy
- ◀ **Start Analysis & Elaboration**
  - Checks syntax & builds hierarchy
  - Performs initial synthesis
- ◀ **Start Analysis & Synthesis**
  - Synthesizes & optimizes code
- ◀ **Start Fitter**
  - Places & routes design
  - Generates output netlists
- ◀ **Start Assembler**
  - Generate programming files
- ◀ **Start Rapid Recompile**
  - Run compilation preserving previous unmodified results
- ◀ **Analyzers**
  - I/O Assignment
  - PowerPlay
  - Design Assistant




116 © 2015 Altera Corporation—Confidential





## Notification Center


- ◀ Monitor compilations via the web
- ◀ Receive email notifications when compilations finish
- ◀ Compile is local only; no private design data or IP is transferred
- ◀ Receive error or critical warning messages (*optional*)



117 © 2015 Altera Corporation—Confidential



## Using the Notification Center



**Project name**

1. Sign up for Altera web account  
<https://cloud.altera.com>
  - Requires valid email address
2. Connect Quartus Prime installation to web account by signing in
3. Compile design from command-line or GUI
  - Compile status (only) reflects on web
  - <https://cloud.altera.com/notify> shows list of running or finished compiles
4. Receive email notifications and web links summarizing compile status
5. Delete records in web account at anytime



118 © 2015 Altera Corporation—Confidential



## Notification Center Report

The screenshot shows the Altera Notification Center interface for a project named 'pipemult'. The interface includes a 'Details' section, a 'Stages' table, a 'Reports' section, and a 'Messages' section.

**Details:**

- Host: SJ-SSTRELL-MBP
- Compile Status: Successful 100%
- Owner: strells
- Software Version: Quartus II 14.0
- Started On: 07/16/2014 12:58 p.m.
- Completed On: 07/16/2014 12:59 p.m.
- Duration: 1m 34s

**Stages:**

| Flow                      | Runtime | Status |
|---------------------------|---------|--------|
| Analysis & Synthesis      | 15s     | Done   |
| Fitter                    | 41s     | Done   |
| Assembler                 | 17s     | Done   |
| TimeQuest Timing Analyzer | 16s     | Done   |
| QOR Processor             | 5s      | Done   |

**Reports:**

Fitter: Slack Total Negative Slack

| Top-level Entity Name           | pipemult                                    |
|---------------------------------|---------------------------------------------|
| Total block memory bits         | 512 / 4,567,040 (< 1 %)                     |
| Total HSSI PMA RX Deserializers | 0 / 6 (0 %)                                 |
| Total PLLs                      | 0 / 12 (0 %)                                |
| Logic utilization (in ALMs)     | 1 / 29,080 (< 1 %)                          |
| Total DLLs                      | 0 / 4 (0 %)                                 |
| Total registers                 | 16                                          |
| Quartus II 64-Bit Version       | 14.0.0 Build 200 06/17/2014 SJ Full Version |

**Messages:**


Successful

119 © 2015 Altera Corporation—Confidential

## Compilation Design Flows

- ◀ Default “flat” compilation flow
  - Design compiled as a whole
  - Global optimizations performed
- ◀ Incremental flow (on by default for new projects in Lite & Standard Editions; not available in Pro Edition)
  - User assigns design partitions
  - Each partition processed separately; results merged
  - Post-synthesis or post-fit netlists for partitions are reused
  - Benefits
    - ◀ Decrease compilation time
    - ◀ Preserve compilation results and timing performance
    - ◀ Enable faster timing closure

## Incremental Compilation Concept




**Note:** For more details on using incremental compilation, please attend the course [Design Optimization Using Quartus II Incremental Compilation](#) or watch the online training [Introduction to Incremental Compilation](#)

121 © 2015 Altera Corporation—Confidential



## Reducing Compile Times

- ◀ Incremental compilation
- ◀ Parallel compilation
  - Take advantage of multi-processor, multi-core machines



**Assignments** menu → **Settings**  
(discussed in more detail later)

122 © 2015 Altera Corporation—Confidential



## Rapid Recompilation



- Reuse previous compilation results to update design for *small* changes (affect less than 5% of design logic)
- Design changes supported by rapid recompilation
  - Node tapping with the SignalTap II embedded logic analyzer
  - Modify simple combinational logic
  - Modify state machine logic
  - Add pipeline registers
  - See *Quartus Prime Handbook* for more
- Works with and without incremental compilation
- “Disengages” if compiler determines netlist can’t be preserved

**Processing** menu → **Start** →  
**Start Rapid Recompile**


| Partition Merge Rapid Recompile Summary |                                |                        |                                |                               |                                       |
|-----------------------------------------|--------------------------------|------------------------|--------------------------------|-------------------------------|---------------------------------------|
|                                         | Partition Name                 | Rapid Recompile Status | Netlist Preservation Requested | Netlist Preservation Achieved |                                       |
| 1                                       | [Top]                          | Engaged                | 100.00% (748 / 748)            | 100.00% (748 / 748)           |                                       |
| 2                                       | des_top:des_inst               | Engaged                | 99.65% (4242 / 4257)           | 99.62% (4241 / 4257)          |                                       |
| 3                                       | fir_top:fir_inst               | Disengaged             | n/a                            | n/a                           | Rapid Recompile not attempted: incren |
| 4                                       | placeholder:ph_inst            | Disengaged             | n/a                            | n/a                           | Rapid Recompile not attempted: incren |
| 5                                       | hard_block:auto_generated_inst | Disengaged             | n/a                            | n/a                           | Rapid Recompile not attempted: empty  |

**Partition Merge Rapid Recompile Summary**  
(Partition Merge folder of **Compilation Report**)

123 © 2015 Altera Corporation—Confidential



## Status and Tasks Windows



Status bars indicate  
compilation progress

| Module                      | %    | Progress               | Time     |
|-----------------------------|------|------------------------|----------|
| Full Compilation            | 27%  | <div><div></div></div> | 00:00:57 |
| Analysis & Synthesis        | 100% | <div><div></div></div> | 00:00:34 |
| Fitter                      | 35%  | <div><div></div></div> | 00:00:23 |
| Assembler                   | 0%   | <div><div></div></div> | 00:00:00 |
| TimeQuest Timing Analyzer   | 0%   | <div><div></div></div> | 00:00:00 |
| Post Compilation Processing | 0%   | <div><div></div></div> | 00:00:00 |

| Task                                   |    |          |
|----------------------------------------|----|----------|
| Start Project                          |    |          |
| Create Design                          |    |          |
| Assign Constraints                     |    |          |
| Compile Design                         | 0% | 00:01:21 |
| Analysis & Synthesis                   |    | 00:00:34 |
| Fitter (Place & Route)                 |    | 00:00:47 |
| Assembler (Generate programming files) |    | 00:00:00 |
| TimeQuest Timing Analysis              |    | 00:00:00 |
| EDA Netlist Writer                     |    |          |
| Edit Settings                          |    |          |

124 © 2015 Altera Corporation—Confidential



## Message Windows

- Message window displays informational, warning, and error messages

The screenshot shows the 'Utility Windows' menu with 'Messages' highlighted. Below it, the 'Messages' window is displayed with a filter bar at the top. The filter bar includes icons for 'All', 'Error', 'Critical Warning', 'Warning', and 'Flagged'. A message is selected in the list, and a right-click context menu is shown with the 'Flag' option highlighted. The message text is: '171167 Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information. 144001 Generated suppressed messages file C:/altera\_trn/Quartus\_Prime\_Software\_Foundation/QPF15\_1/verilog/output\_files/pipemult\_fit.msgsmg Quartus Prime Fitter was successful. 0 errors, 8 warnings'.

Filter messages by type

Right-click to flag selected messages for later review

125 © 2015 Altera Corporation—Confidential

## Message Searching & Help

- Search for keywords in the Messages window

The screenshot shows the 'Messages' window with a search filter 'mult' applied. The filter bar at the top has a search icon and a text input field containing 'mult'. The message list is filtered to show only messages containing the keyword 'mult'. The message text is: 'Command: quartus\_map --read\_settings\_files=on --write\_settings\_files=off pipemult -c pipemult 12021 Found 1 design units, including 1 entities, in source file mult.v 12023 Found entity 1: mult 12125 Using design file pipemult.v, which is not specified as a design file for the current project, 12023 Found entity 1: pipemult 12127 Elaborating entity "pipemult" for the top level hierarchy 12128 Elaborating entity "mult" for hierarchy "mult:mult\_inst"'. The 'Filter Bar' is also visible at the bottom of the window.

- Right-click to search message on altera.com or built-in help

The screenshot shows the 'Messages' window with a right-click context menu open. The 'Search the Altera Website' option is highlighted. To the right, a screenshot of the Altera website search results is shown, displaying the search results for the keyword 'mult'. The search results include a list of messages and a link to the 'Search the Altera Website' page.



## Message IDs

- ◀ Most messages have IDs
- ◀ Benefits
  - More easily reference messages in service requests
  - Search for collateral documentation (self-help)
  - Disable specific info or warning messages globally (MESSAGE\_DISABLE assignment)
- ◀ Benefits for IP developers
  - Disable info or warning messages specifically for an IP core
  - Ship “warning-free” IP

| Type | ID     | Message                                                            |
|------|--------|--------------------------------------------------------------------|
| i    | 334003 | Started post-fitting delay annotation                              |
| i    | 334004 | Delay annotation completed successfully                            |
| i    | 11801  | Fitter post-fit operations ending: elapsed time is 00:00:07        |
| w    | 171167 | Found invalid Fitter assignments. See the Ignored Assignments p... |
| w    | 144001 | Generated suppressed messages file C:/altera_trn/Quartus_Prime_... |
| i    |        | Quartus Prime Fitter was successful. 0 errors, 8 warnings          |
| i    |        | *****                                                              |

127 © 2015 Altera Corporation—Confidential



## Message Suppression

- ◀ Hide messages from current and future compiles
  - E.g. known synthesis warning message already investigated
- ◀ Store suppression rules in `<revision_name>.srf` file

Right-click message to suppress exact message, messages with matching ID, or messages with matching keyword

The screenshot shows a message list on the left and a context menu on the right. The message list has columns for Type, ID, and Message. The context menu is open over a message, and the 'Suppress' option is selected, which has opened a sub-menu. In the sub-menu, 'Suppress Message' is circled in blue.

| Type | ID    | Message                                                   |
|------|-------|-----------------------------------------------------------|
| i    | 12023 | Found entity 1: mult                                      |
| w    | 12021 | Found 1 design units, including 1 entities,               |
| i    | 12023 | Found entity 1: ram                                       |
| w    | 12125 | using design file pipemult.v, which is not s...           |
| i    | 12023 | Found entity 1: pipemult                                  |
| i    | 12127 | Elaborating entity "pipemult" for the top level hierarchy |
| i    | 12128 | Elaborating entity "mult" for hierarchy "mult:mult_inst"  |

Context Menu Options:


- Message Column
- Flag
- Suppress
  - Suppress Message (circled in blue)
  - Suppress Messages with Matching ID
  - Suppress Messages with Matching Keyword...
  - Message Suppression Manager...
- Clear Messages from Window
- Load Messages from the Compilation Report
- Show All Submessages
- Hide All Submessages
- Hide Previous Compilation Messages
- Locate Node
- Filter Bar
- Search the Altera Website
- Help
- Leave Feedback

128 © 2015 Altera Corporation—Confidential



## Message Suppression Manager Tool

- ◀ View/edit/remove suppression rules
- ◀ Import and export message suppression rules



129 © 2015 Altera Corporation—Confidential



## Viewing Compilation Results

- ◀ Quartus Prime graphical tools available for
  - Understanding design processing
  - Verifying correct design results
  - Debugging incorrect results
- ◀ Compilation Report
- ◀ Viewers
  - RTL Viewer
  - Technology Map Viewer
  - State Machine Viewer
- ◀ Chip Planner

130 © 2015 Altera Corporation—Confidential





## Compilation Report


- ◀ Contains all compilation processing information
  - Resource usage
  - Device pin-out
  - Settings and constraints applied
  - Messages
- ◀ Recommendation: Go through report for a design to get sense of information being provided
- ◀ Information also available as text files in **output\_files** folder in project directory: *<revision\_name>.fit.rpt*, *<revision\_name>.map.rpt*, etc.

## Compilation Report




- ◀ Access from **Processing** menu or toolbar

Each compiler executable generates separate folder



## Compilation Report: HTML version

Tools menu → Options




133 © 2015 Altera Corporation—Confidential



## Example: Source Files Read

- List of all design files (user-coded & library) used during last compilation along with files' type and location



134 © 2015 Altera Corporation—Confidential



## Example: Resource Usage

- ◀ Synthesis resource usage: estimates of FPGA resources required to implement design
- ◀ Fitter resource usage: Detailed information on all resources used by design

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis**
  - Summary
  - Settings
  - Parallel Compilation
  - Source Files Read
  - Resource Usage Summary**
  - Resource Utilization by Entity
  - RAM Summary
  - DSP Block Usage Summary
  - IP Cores Summary
  - Optimization Results
  - Source Assignments
  - Parameter Settings by Entity Instance
  - LPM Parameter Settings
  - Post-Synthesis Netlist Statistics for Top P
  - Elapsed Time Per Partition
  - Messages

Analysis & Synthesis Resource Usage

| Resource                            | Usage | % |
|-------------------------------------|-------|---|
| 1 Estimate of Logic utilization (A) |       |   |
| 2                                   |       |   |
| 3 Combinational ALUT usage for      |       |   |
| 4 -- 7 input functions              |       |   |
| 5 -- 6 input functions              |       |   |
| 6 -- 5 input functions              |       |   |
| 7 -- 4 input functions              |       |   |
| 8 -- <=3 input functions            |       |   |
| 9 Dedicated logic registers         |       |   |
| 10                                  |       |   |
| 11 I/O pins                         |       |   |
| 12 Total MLAB memory bits           |       |   |
| 13 Total block memory bits          |       |   |
| 14                                  |       |   |
| 15 Total DSP Blocks                 |       |   |
| 16                                  |       |   |
| 17 Maximum fan-out node             |       |   |
| 18 Maximum fan-out                  |       |   |
| 19 Total fan-out                    |       |   |
| 20 Average fan-out                  |       |   |

Table of Contents

- Analysis & Synthesis
  - Summary
  - Settings
  - Parallel Compilation
  - IO Assignment Warnings
  - Netlist Optimizations
  - Incremental Assignments
  - Incremental Compilation Section
  - Pin-Out File
  - Resource Section**
    - Resource Usage Summary**
    - Partition Statistics
    - Input Pins
    - Output Pins
    - IO Bank Usage
    - All Package Pins
    - Resource Utilization by Entity
    - Delay Chain Summary
    - Pad To Core Delay Chain Fanout
    - Control Signals
    - Global & Other Fast Signals
    - RAM Summary
    - DSP Block Usage Summary
    - DSP Block Details
    - Logic and Routing Section
    - IO Rules Section
    - Device Options


Fitter Resource Usage Summary

| Resource                                                 | Usage      | %     |
|----------------------------------------------------------|------------|-------|
| 1 Logic utilization (ALMs needed / total ALMs on device) | 1 / 29,000 | < 1 % |
| 2 ALMs needed [A+B+C]                                    | 1          |       |
| 3 [A] ALMs used in final placement [A+B+C+D]             | 1 / 29,000 | < 1 % |
| 4 [a] ALMs used for LUT logic and registers              | 0          |       |
| 5 [b] ALMs used for LUT logic                            | 1          |       |
| 6 [c] ALMs used for registers                            | 0          |       |
| 7 [d] ALMs used for memory (up to half of total ALMs)    | 0          |       |
| 8 [B] Estimate of ALMs recoverable by dense packing      | 0 / 29,000 | 0 %   |
| 9 [C] Estimate of ALMs unavailable [A+B+C+D]             | 0 / 29,000 | 0 %   |
| 10 [a] Due to location constrained logic                 | 0          |       |
| 11 [b] Due to LAB-wide signal conflicts                  | 0          |       |
| 12 [c] Due to LAB input limits                           | 0          |       |
| 13 [d] Due to virtual I/Os                               | 0          |       |
| 14 Difficulty packing design                             | Low        |       |
| 15                                                       |            |       |
| 16 Total LABs: partially or completely used              | 1 / 2,908  | < 1 % |
| 17 -- Logic LABs                                         | 1          |       |
| 18 -- Memory LABs (up to half of total LABs)             | 0          |       |
| 19                                                       |            |       |
| 20 Combinational ALUT usage for logic                    | 1          |       |
| 21 -- 7 input functions                                  | 0          |       |
| 22 -- 6 input functions                                  | 0          |       |
| 23 -- 5 input functions                                  | 0          |       |
| 24 -- 4 input functions                                  | 0          |       |
| 25 -- <=3 input functions                                | 1          |       |
| 26 Combinational ALUT usage for route-throughs           | 0          |       |
| 27 Dedicated logic registers                             | 0          |       |
| 28 -- By type:                                           |            |       |
| 29 -- Primary logic registers                            | 0 / 58,160 | 0 %   |
| 30 -- Secondary logic registers                          | 0 / 58,160 | 0 %   |

## Dynamic Synthesis Report

- ◀ Task/report Model
  - Customized entity/node filtered reports
- ◀ Available tasks:
  - **Report Removed Registers**
  - **Report Source Assignments**
  - **Report Parameter Settings**

Processing menu →  
Dynamic Synthesis Report



Dynamic Synthesis Report - C:\altera\_trn\Quartus\_Prime\_Software\_Foundation\QP15\_1\Verilog\pipemult

| Report                       | Entity/Instance                               | Parameter Name         | Value    | Type                 |
|------------------------------|-----------------------------------------------|------------------------|----------|----------------------|
| Analysis & Synthesis Summary | 1 pipemultmut_instipm_multipm_mult_component  | AUTO_CARRY_CHAINS      | ON       | AUTO_CARRY           |
| Removed Registers Summary    | 2 pipemultmut_instipm_multipm_mult_component  | IGNORE_CARRY_BUFFERS   | OFF      | IGNORE_CARRY         |
| Source Assignments           | 3 pipemultmut_instipm_multipm_mult_component  | AUTO_CASCADE_CHAINS    | ON       | AUTO_CASCADE         |
| Parameter Settings Summary   | 4 pipemultmut_instipm_multipm_mult_component  | IGNORE_CASCADE_BUFFERS | OFF      | IGNORE_CASCADE       |
|                              | 5 pipemultmut_instipm_multipm_mult_component  | LPM_WIDTHA             | 8        | PARAMETER_SIGNED_DEC |
|                              | 6 pipemultmut_instipm_multipm_mult_component  | LPM_WIDTHB             | 8        | PARAMETER_SIGNED_DEC |
|                              | 7 pipemultmut_instipm_multipm_mult_component  | LPM_WIDTHP             | 16       | PARAMETER_SIGNED_DEC |
|                              | 8 pipemultmut_instipm_multipm_mult_component  | LPM_WIDTHR             | 0        | PARAMETER_UNKNOWN    |
|                              | 9 pipemultmut_instipm_multipm_mult_component  | LPM_WIDTHS             | 1        | PARAMETER_UNKNOWN    |
|                              | 10 pipemultmut_instipm_multipm_mult_component | LPM_REPRESENTATION     | UNSIGNED | PARAMETER_UNKNOWN    |
|                              | 11 pipemultmut_instipm_multipm_mult_component | LPM_PIPELINE           | 2        | PARAMETER_SIGNED_DEC |
|                              | 12 pipemultmut_instipm_multipm_mult_component | LATENCY                | 0        | PARAMETER_UNKNOWN    |
|                              | 13 pipemultmut_instipm_multipm_mult_component | INPUT_A_IS_CONSTANT    | NO       | PARAMETER_UNKNOWN    |
|                              | 14 pipemultmut_instipm_multipm_mult_component | INPUT_B_IS_CONSTANT    | NO       | PARAMETER_UNKNOWN    |

## Netlist Viewers

### RTL Viewer

- Schematic of design after Analysis & Elaboration
- Visually check initial HDL before synthesis optimizations
- Locate synthesized nodes for assigning constraints
- Debug verification issues

### Technology Map Viewers (Post-Mapping or Post-Fitting)


- Graphically represents results of mapping (post-synthesis) & fitting
- Analyze critical timing paths graphically
- Locate nodes & node names after optimizations (cross-probing)

137 © 2015 Altera Corporation—Confidential



## Netlist Viewers

**Tools** menu → **Netlist Viewers** or **Tasks**  
window **Compile Design** tasks




**Note: Must perform elaboration first (e.g. Analysis & Elaboration OR Analysis & Synthesis)**

138 © 2015 Altera Corporation—Confidential



## Schematic View (RTL Viewer)



### Represents design using logic blocks & nets

- I/O pins
- Registers
- Muxes
- Gates (AND, OR, etc.)
- Operators (adders, multipliers, etc.)


139 © 2015 Altera Corporation—Confidential



## Schematic View (Technology Map Viewer)

### Represents design using atoms

- I/O pins & cells
- Logic cells (Lcells)
- Memory blocks
- MAC (DSP blocks)




140 © 2015 Altera Corporation—Confidential





## Netlist Navigator (Hierarchy List)


- Traverse between levels of design hierarchy
- View logic schematic for each hierarchical level
- Break down each hierarchical level into netlist elements or atoms
  - Instances
    - Registers
    - Buffers
    - Logic
    - Operators
    - Atoms
    - I/O
  - Ports
  - State machines



141 © 2015 Altera Corporation—Confidential




## Using the Netlist Navigator



142 © 2015 Altera Corporation—Confidential



## Using View Tabs




- Open multiple tabs to create and store particular views
- To create new tab:
  - Click +
  - Right-click on block in schematic or hierarchy and select **Display in New Tab**
- Tile or cascade tabs to see views simultaneously

143 © 2015 Altera Corporation—Confidential



## Filter Schematic




144 © 2015 Altera Corporation—Confidential





## Instance Unfold/Fold

- Unfold instance by clicking + to expand and see logic within
- Fold instance by clicking - to hide expanded logic



145 © 2015 Altera Corporation—Confidential

ALTERA

## Other Features


- Bird's Eye View: overall panning view of design
- Block properties view (right-click)
  - Fan-in, fan-out, ports, parameters, logic diagram of atom
- Design search
- Lookup table (LUT) internal detail
- Cross-probing: locate nodes from/to
  - Design files
  - Assignment Editor
  - Chip Planner
  - Resource Property Editor
  - RTL/Technology Map Viewers
  - Pin Planner
  - TimeQuest timing reports
  - SignalTap II logic analyzer

146 © 2015 Altera Corporation—Confidential

ALTERA

## State Machine Viewer

- Tools menu → **Netlist Viewers** or **Tasks** window **Compile Design** tasks



147 © 2015 Altera Corporation—Confidential



## Chip Planner

- Graphical view of design resource usage in target device
- Displays
  - Graphical layout of device resources
  - Routing channels between device resources
  - Global clock regions
- Uses
  - View placement of design logic
  - View connectivity between resources used in design
  - Make placement assignments
  - Debugging placement-related issues


148 © 2015 Altera Corporation—Confidential



## Chip Planner



Tools menu or  
Tasks window **Compile Design** tasks



149 © 2015 Altera Corporation—Confidential




## Floorplan Views

Overall device resource usage

Lower level block usage

Lowest level routing detail

Zoom in for detailed  
logic implementation  
& routing usage



150 © 2015 Altera Corporation—Confidential




## Layers Settings

- Quickly change which device resources are displayed
  - e.g. logic details, routing channels

### Default layers

- Basic
- Design Partition Planner
- Detailed
- Floorplan Editing

### User-defined layers




151 © 2015 Altera Corporation—Confidential




## Report & Task Windows

- Run tasks to generate reports that display information about device and device usage
  - e.g. resource location, clock region usage, transceiver connectivity
- Reports displayed as graphical overlays on floorplan


Double-click to run tasks that control information shown



Reports generated for each task run



Enable report to see overlay in floorplan view




152 © 2015 Altera Corporation—Confidential



## Controlling Report Overlay Visibility

Quickly enable or disable report overlays as needed


- All overlays (**Layers Settings**)
- All overlays of a specific type (**Report** window)
- Individual overlays (**Report** window)



153 © 2015 Altera Corporation—Confidential

ALTERA

## Block Resource Properties




154 © 2015 Altera Corporation—Confidential

ALTERA


## Splitter & Location Assignments

- Split the floorplan into two views
  - Allows for easier drag-and-drop operation
  - View at different zoom levels
- Ability to perform assignments directly in Chip Planner and see the effect in the floorplan

Window menu → Split Window



View menu → Location Assignment Window,  
LogicLock Regions Window,  
Design Partitions Window




155 © 2015 Altera Corporation—Confidential



## Bird's Eye View

- Provides view of the entire device
- Navigate quickly through the floorplan



156 © 2015 Altera Corporation—Confidential





## Displaying Fan-In & Fan-Out

Coordinate: (119, 59) Editing Mode: ECO - SSGXEA7H3F35C3

Generate Fan-In  
Generate Fan-Out  
Connection Between Nodes  
Clear Unselected  
Show Component Connections

1. Highlight target blocks
2. Click fan-in toolbar button
3. Highlight target blocks again
4. Click fan-out toolbar button

157 © 2015 Altera Corporation—Confidential




## Cross-Probing from/to Chip Planner

- Locate hierarchy blocks or specific logic from/to other Quartus Prime tools

- Project Navigator
- Compilation Report
- Design files
- RTL Viewer
- Technology Map Viewers
- Messages window
- Pin Planner
- TimeQuest reports
- Resource Property Editor


Right-click node & Locate in...



158 © 2015 Altera Corporation—Confidential



## Cross-Probe Example



- Locate timing path from TimeQuest timing analyzer
  - Use placement to understand path timing
- Keep track of located paths using **Locate History** tab
- Quickly highlight (or re-highlight) entire or portion of timing path
- View actual signal routing path

Chip Planner View menu →  
Locate History

159 © 2015 Altera Corporation—Confidential



## Why Did I Receive Undesired Results?

- Incorrect coding
- Non-recommended coding style
- Suboptimal synthesis & fitting settings/constraints (*discussed next*)
- Use tools described to find problems and help fix them

Note: For more details on optimizing designs based on undesired results, please attend the course [Timing Closure with the Quartus II Software](#)

160 © 2015 Altera Corporation—Confidential



## Test Your Knowledge: Compilation

1. The RTL Viewer displays elaboration results and functional blocks, while the Technology Map Viewer displays the actual hardware implementation.
  - ☐ True
  - ☐ False
2. Which of the following is *not* a method for reducing compilation time in the Quartus Prime software?
  - a. Flat compilation
  - b. Parallel (multi-processor) compilation
  - c. Rapid recompilation
  - d. Incremental compilation

## Exercise 3

## Compilation Summary

- ◀ Compilation includes synthesis & fitting
- ◀ Compilation Report contains detailed information on compilation results
- ◀ Use Quartus Prime software tools to understand how design was processed
  - Dynamic Synthesis Report
  - RTL Viewer
  - Technology Map Viewers
  - State Machine Viewer
  - Chip Planner

## Compilation Support Resources

- ◀ Quartus Prime Handbook chapters
  - *Quartus Prime Incremental Compilation for Hierarchical & Team-Based Design* (Volume 1; Standard Edition Handbook only)
  - *Best Practices for Incremental Compilation and Floorplan Assignments* (Volume 1; Standard Edition Handbook only)
  - *Quartus Prime Integrated Synthesis* (Volume 1; Standard Edition Handbook only)
  - *Optimizing the Design Netlist* (Volume 1)
  - *Analyzing and Optimizing the Design Floorplan with the Chip Planner* (Volume 2)
  - *Engineering Change Orders with the Chip Planner* (Volume 2)
- ◀ Training courses
  - [Introduction to Incremental Compilation](#) (online)
  - [Using the Quartus II Software: Chip Planner](#) (online)
  - [Design Optimization Using Quartus II Incremental Compilation](#) (instructor-led)
  - [Timing Closure with the Quartus II Software](#) (instructor-led)

# The Quartus Prime Software: Foundation

## Settings & Assignments




## Setting & Assignments Objectives

- Define the difference between settings and assignments
- List some examples of settings and assignments that can appear in a Quartus Prime project
- Create settings and assignments using various methods in the Quartus Prime software

## Synthesis & Fitting Control

- ◀ Controlled using two methods
  - **Settings**: project-wide switches
  - **Assignments**: individual entity/node controls
- ◀ Both accessed in **Assignments** menu or **Tasks** window
- ◀ Stored in **.qsf** file for project/revision
- ◀ Timing constraints stored in separate **.sdc** file
  - Discussed in online and instructor-led TimeQuest classes



167 © 2015 Altera Corporation—Confidential

## Settings

- ◀ Project-wide switches that affect entire design
- ◀ Examples
  - Device selection
  - Synthesis optimization
  - Fitter settings
  - Physical synthesis
  - Design Assistant
- ◀ Located in **Device** and **Settings** dialog boxes
  - **Assignments** menu
  - **Set Project and Compiler Settings** task in **Tasks** window
- ◀ Some options may be different or unavailable in the Pro Edition

168 © 2015 Altera Corporation—Confidential






## Settings Dialog Box

### Change settings

- Top-level entity
- Add/remove files
- Libraries
- Compiler settings
- EDA tool settings
- Synthesis settings
- Fitter settings
- Timing analyzer settings
- Power analysis settings




**Tcl:** `set_global_assignment -name <assignment_name> <value>`

## Device Settings


Assignments menu → Device

Device family must be installed along with Quartus Prime



## Device and Pin Options


### Hardware-specific feature settings



171 © 2015 Altera Corporation—Confidential



## Compilation Process Setting Examples



- Smart compilation
  - Skips entire compiler modules when not required
  - Saves compiler time
- Generate version-compatible database

```
Tcl: set_global_assignment -name SMART_RECOMPILE ON
```

172 © 2015 Altera Corporation—Confidential




## Version-Compatible Database

- ◀ For simplifying process of migrating design between versions of Quartus Prime software
- ◀ Exports special database (**export\_db** folder)
- ◀ Preserve compilation results between Quartus Prime software versions
  - Re-run timing analysis or simulation with updated timing models
  - No need to fully recompile (until changes are made that require it)
- ◀ Two methods to create
  - **Settings** dialog box
  - **Project** menu (**Export Database**)

```
Tcl: set_global_assignment -name AUTO_EXPORT_VER_COMPATIBLE ON
Tcl: set_global_assignment -name VER_COMPATIBLE_DB_DIR <directory_name>
```

## Consolidated Compiler Optimization Settings

- ◀ Choose general options for how compiler should optimize design
- ◀ Set specific optimization features under **Advanced Settings** buttons



## Assignments (aka Logic Options, Constraints)

- ◀ Individual switches applied
  - I/O
  - Internal nodes
  - Hierarchical blocks (design entities)
- ◀ Assignment Editor manages assignments
- ◀ Must perform analysis & elaboration
- ◀ Example assignments
  - Optimization Technique
  - PCI I/O

175 © 2015 Altera Corporation—Confidential



## Assignment Editor



- ◀ Provides spreadsheet assignment entry & display
  - Copy & paste support
  - Multi-cell editing

**Assignments** menu or **Tasks** window

**Filter nodes**

**Sort on customizable columns**

**Enable/disable individual assignments**

**Information about selected assignment**

| Status | From    | To             | Assignment Name        | Value          | Enabled | Entity   |
|--------|---------|----------------|------------------------|----------------|---------|----------|
| 1 ✓    |         | mult:mult_inst | DSP Block Balancing    | Logic Elements | Yes     | pipemult |
| 2 ✓    |         | mult:mult_inst | Optimization Technique | Speed          | Yes     | pipemult |
| 3      | <<new>> | <<new>>        | <<new>>                |                |         |          |

This cell specifies the destination name for point-to-point assignments. For single-point assignments, this cell specifies the destination of the assignment. Altera recommends using the Node Finder to assign a destination name.

0% 00:00:00

176 © 2015 Altera Corporation—Confidential




## Creating Assignments: Cross-Probing

### ➤ Cross-probe (**Locate Node**) to Assignment Editor from:

- Project Navigator
- Message window
- Compilation Report
- Design files


### ➤ Assignment Editor Node Filter automatically filled in with cross-probed node(s)

### ➤ Easiest method for creating assignments



## Creating Assignments: Assignment Editor

- Cross-probe from other tools to fill in filter
- Click on **<<new>>** button to create assignment for cross-probed node or entity
- Double-click **<<new>>** in the **From** or **To** columns to create a new assignment from scratch
  - Manually type in object name
  - Or click **Node Finder** icon to search





## Node Finder

**Search by name using wildcards (? or \*)**

**Use filter to select the type of nodes to be selected**

**Show/hide filtering options**

**Locate nodes in a certain level of hierarchy**

**List of found nodes arranged by hierarchy**

**Select node(s) on left & use arrows to move to the right**

**Tooltip with hierarchy path to target node**

The Node Finder dialog box is shown with the following fields and controls:

- Named:** \* (with a dropdown arrow)
- Options:** Filter: SignalTap II: pre-synthesis (with a dropdown arrow)
- Look in:** |pipemult| (with a dropdown arrow)
- Buttons:** List, Customize...
- Checkboxes:** Include subentities (checked), Hierarchy view (checked)
- Matching Nodes:** A tree view showing a hierarchy of nodes:
  - mult\_mult\_inst
    - clock
    - lpm\_mult\_lpm\_mult\_component
      - acir
      - clken
      - clock
      - mult\_p1q:auto\_generated
      - dataaa
      - dataab
- Nodes Found:** A list of nodes:
  - mult\_mult\_inst...\_component|clken
  - mult\_mult\_inst|lpm\_mult\_lpm\_mult\_component|clken
- Arrows:** Four arrows (left, right, double left, double right) are used to move nodes between the Matching Nodes and Nodes Found lists.
- Buttons:** OK, Cancel

179 © 2015 Altera Corporation—Confidential



## Assignment Groups

- Assign names to user-defined groups of nodes
- Allows single assignment to constrain entire group

**Create & name group**

**Included members**

**Excluded members**

The Assignment Groups dialog box is shown with the following fields and controls:

- Assignment group name:** data (with a dropdown arrow)
- Buttons:** Create..., Delete, Rename..., Delete All
- Members:** A list of nodes:
  - dataaa
  - dataab
- Exception:** A list of nodes:
  - dataaa[6..7]
  - dataab[6..7]
- Buttons:** Add..., Delete, Edit (for both Members and Exception lists)
- Buttons:** OK, Cancel, Help

180 © 2015 Altera Corporation—Confidential




## Updating .qsf File

- ◀ By default, **.qsf** not updated automatically when constraint entered
- ◀ **.qsf** updated only when
  - Project is saved or closed (**File** menu)
  - Assignment Editor is saved or closed
  - Beginning of any processing task (e.g. compilation)
  - Any IP parameter editing tool is launched
  - Changing revisions
- ◀ Change behavior to update assignments immediately (**Tools** menu → **Options** → **General** → **Processing**)
  - May impact software performance slightly due to file accesses

## Assignment Tcl Commands

- ◀ Equivalent Tcl commands displayed as assignments are entered
  - Manually copy to create Tcl scripts
  - Export command (**File** menu) writes all assignments to a Tcl file

### Messages window





## Export Assignments

### Export to .csv file (**File** menu → **Export**)

- Import and edit assignments in Excel

|    |                                                                       |         |                |                        |                |         |          |
|----|-----------------------------------------------------------------------|---------|----------------|------------------------|----------------|---------|----------|
| 15 | # Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version |         |                |                        |                |         |          |
| 16 | # File: C:\altera_trn\Intro\pipemult_assignments.csv                  |         |                |                        |                |         |          |
| 17 | # Generated on: Fri Dec 21 15:58:44 2012                              |         |                |                        |                |         |          |
| 18 |                                                                       |         |                |                        |                |         |          |
| 19 | Status                                                                | From    | To             | Assignment Name        | Value          | Enabled | Entity   |
| 20 | Ok                                                                    |         | mult:mult_inst | DSP Block Balancing    | Logic Elements | Yes     | pipemult |
| 21 | Ok                                                                    |         | mult:mult_inst | Optimization Technique | Speed          | Yes     | pipemult |
| 22 |                                                                       | <<new>> | <<new>>        | <<new>>                |                |         |          |
| 23 |                                                                       |         |                |                        |                |         |          |

### Export to new .qsf (**Assignments** menu → **Export Assignments**)

- Migrate assignments to another project


## Example Assignments

### Optimization Technique

### PCI I/O

## Optimization Technique

- ◀ Selects synthesis optimization goal (**Speed**, **Balanced**, **Area**)
- ◀ Apply to hierarchical entities
  - Locate (cross-probe) from Project Navigator
  - Or drag and drop into Assignment Editor
- ◀ May also apply project-wide in Advanced Synthesis Settings
- ◀ Affects synthesis & logic mapping; Quartus Prime synthesis only





**Tcl:** `set_instance_assignment -name OPTIMIZATION_TECHNIQUE SPEED -to <node name>`

185 © 2015 Altera Corporation—Confidential



## PCI I/O

- ◀ Turns on PCI™ compatibility for pins
  - Ignored if applied to anything other than a pin or a top-level design entity
- ◀ Controls clamping diode located in the I/O elements
  - For applicable families




**Tcl:** `set_instance_assignment -name PCI_IO ON -to <pin name>`

186 © 2015 Altera Corporation—Confidential



## Available Logic Options (Assignments)



Links to all available assignments organized by category with lists of supported devices

Select "Logic Options Definition" in Quartus Prime Help Contents

## Design Assistance

### Design Assistant


- Check design against sets of good design practice rules

### Advisors

- Check current settings and assignments
- Make recommendations for different optimization goals

## Design Assistant

- Run from **Processing** menu or **Tasks** window
- Enable to execute automatically during compilation




Design rule areas:

- Clocks
- Reset
- Timing closure
- Non-synchronous design structure
- Signal race conditions
- Asynchronous clock domain data transfers

## Advisors

- Provide project-specific recommendations (feedback) on optimizing designs
- Access through **Tools** menu or **Tasks** window
- Seven types
  - Resource usage optimization
  - Timing (performance) optimization
  - Power optimization
  - Incremental compilation suggestions
  - Compilation time reduction
  - I/O-related recommendations
  - Arria 10 to Stratix 10 migration
- Recommendations can contradict each other between different advisors



## Advisor Example

The screenshot shows the Timing Optimization Advisor window. On the left, a list of recommendations is shown with green checkmarks indicating settings already in use. On the right, the 'Optimize for speed' section is expanded, showing a table of recommendations and a table of current settings.

**Green checkmark indicates settings already in use**

**Links to locations in software to change settings/assignments manually**

**Part of design is following recommendation**

| Node Name        | Assignment Name        | Current Setting |
|------------------|------------------------|-----------------|
| 1 mult_mult_inst | Optimization Technique | SPEED           |

191 © 2015 Altera Corporation—Confidential



## Test Your Knowledge: Settings & Assignments

- Settings are individual switches that are applied to I/O, internal nodes, or hierarchical blocks (design entities), while assignments affect the entire design.
  - ☐ True
  - ☐ False
- Optimization technique is a(n):
  - Assignment
  - Setting
  - Both an assignment and a setting
  - Neither an assignment nor a setting
- The selection of a target device is a(n):
  - Assignment
  - Setting
  - Both an assignment and a setting
  - Neither an assignment nor a setting

192 © 2015 Altera Corporation—Confidential



## Exercise 4

## Settings & Assignments Summary

- Settings & assignments allow a designer to control how a design is synthesized and placed & routed
- Use the Settings dialog box to adjust project-wide settings
- Use the Assignment Editor to enable/disable individual assignments targeting hierarchical blocks, internal nodes, or I/O
- Design Assistant & Optimization Advisors help improve design results through design rule checking and settings recommendations



## Design Analysis Support Resources

### ◀ Quartus Prime Handbook chapters (all Volume 2)

- *Constraining Designs*
- *Design Optimization Overview*
- *Reducing Compilation Time*
- *Timing Closure & Optimization*
- *Power Optimization*
- *Area Optimization*
- *Netlist Optimizations & Physical Synthesis*

### ◀ Training courses

- [The Quartus II Software Design Series: Timing Analysis](#) (instructor-led)
- [Advanced Timing Analysis with TimeQuest](#) (instructor-led)
- [Timing Closure with the Quartus II Software](#) (instructor-led)
- [TimeQuest Timing Analyzer](#)
- [Timing Closure Using Quartus Advisors and Design Space Explorer](#)
- [Timing Closure Using Quartus II Physical Synthesis Optimizations](#)
- [Resource Optimization](#)
- [Power Optimization and Analysis](#)

195 © 2015 Altera Corporation—Confidential



## The Quartus Prime Software: Foundation

I/O Planning



© 2015 Altera Corporation—Confidential

## I/O Planning Need

- I/O standards increasing in complexity
- FPGA/CPLD I/O structure increasing in complexity
  - Results in increased pin placement guidelines
- PCB development performed simultaneously with FPGA design
- Pin assignments need to be verified earlier in design cycle

## Creating I/O-Related Assignments

- Pin Planner
- BluePrint Platform Designer
  - For Arria 10 and newer devices
- Import from spreadsheet in **.csv** format
- Type directly into **.qsf** file
- Directly in HDL code
- Scripting

*Note: Other methods/tools are available in the Quartus Prime software to make I/O assignments. The above are the most common or recommended.*

# The Quartus Prime Software: Foundation

I/O Planning with the Pin Planner



## Pin Planner



### Interactive graphical tool for assigning pins


- Drag & drop pin assignments
- Set pin I/O standards
- Reserve future I/O locations

### Default window panes

- Package View
- All Pins list
- Groups list
- Tasks window
- Report window

**Assignments** menu → **Pin Planner** or  
**Assign Constraints** folder in **Tasks** window

## Pin Planner Window



201 © 2015 Altera Corporation—Confidential



## Pin Planner Window Panes

### Package View

- Displays graphical representation of chip package
- Locate, make, or edit I/O assignments

### All Pins list

- Displays I/O pins (signals) in design
- Edit pin assignments

### Groups list

- Similar to All Pins list displaying only groups & buses
- Make bus and group assignments
- Create new user-defined groups

### Tasks pane

- Perform tasks such as Early Pin Planning and pin highlight reports


### Report Pane

- Quickly enable/disable reports generated in the Tasks pane


202 © 2015 Altera Corporation—Confidential



## Assigning Pin Locations Using Pin Planner



Choose one-by-one or pin alignment direction (Edit menu)




203 © 2015 Altera Corporation—Confidential



## Assigning Pin Locations Using Pin Planner (2)

Drag & drop to I/O bank, VREF block, or device edge

Click pin or I/O bank to display pin properties



204 © 2015 Altera Corporation—Confidential



## Assigning Pin Locations Using Pin Planner (3)


- Select available locations from list of pins color-coded by I/O bank

| Node Name | Direction | Location | I/O Bank  | VREF Group | I/O Standard                                                                               | Reserved | Current Strength | Slew Rate | Differential |
|-----------|-----------|----------|-----------|------------|--------------------------------------------------------------------------------------------|----------|------------------|-----------|--------------|
| clk1      | Input     | PIN_W16  | 4A        | B4A_N0     | 2.5 V (default)                                                                            |          | 12mA (default)   |           |              |
| dataa[7]  | Input     | PIN_AA13 |           |            |                                                                                            |          |                  |           |              |
| dataa[6]  | Input     | PIN_AA20 | IOBANK_4A | Column I/O | DIFFIO_TX_B61p, DIFFOUT_B61p, DQ8B                                                         |          |                  |           |              |
| dataa[5]  | Input     | PIN_AA22 | IOBANK_4A | Column I/O | DIFFIO_TX_B64p, DIFFOUT_B64p, DQ8B                                                         |          |                  |           |              |
| dataa[4]  | Input     | PIN_AB5  | IOBANK_3B | Column I/O | DIFFIO_TX_B33p, DIFFOUT_B33p, DQ5B                                                         |          |                  |           |              |
| dataa[3]  | Input     | PIN_AB6  | IOBANK_3B | Column I/O | DIFFIO_TX_B33n, DIFFOUT_B33n                                                               |          |                  |           |              |
| dataa[2]  | Input     | PIN_AB7  | IOBANK_3B | Column I/O | DIFFIO_TX_B36p, DIFFOUT_B36p                                                               |          |                  |           |              |
| dataa[1]  | Input     | PIN_AB8  | IOBANK_3B | Column I/O | DIFFIO_TX_B37p, DIFFOUT_B37p, DQ5B                                                         |          |                  |           |              |
| dataa[0]  | Input     | PIN_AB10 | IOBANK_3B | Column I/O | FPLL_CLKOUT1, FPLL_CLKOUTn, DIFFIO_TX_B45n, DIFFOUT_B45n, DQ6B                             |          |                  |           |              |
|           |           | PIN_AB11 | IOBANK_3B | Column I/O | FPLL_CLKOUT0, FPLL_CLKOUTp, FPLL_CLKOUTn, FPLL_CLKOUTp, DIFFIO_TX_B45p, DIFFOUT_B45p, DQ6B |          |                  |           |              |
|           |           | PIN_AB12 | IOBANK_4A | Column I/O | DIFFIO_TX_B49p, DIFFOUT_B49p, DQ7B                                                         |          |                  |           |              |
|           |           | PIN_AB13 | IOBANK_4A | Column I/O | RZQ_0, DIFFIO_TX_B49n, DIFFOUT_B49n                                                        |          |                  |           |              |

## Pin Legend and Pin Planner Views

- Displays (**View** menu → **Show**, Toolbar buttons, or right-click in Package View)

- Device edges
- I/O banks
- VREF groups
- Differential pin pairing
- DQ/DQS and hard memory interface pins
- PCIe hard IP pins
- Clock region inputs




- Easy-to-read pin legend



## Example View: Show DQ/DQS Pins


- Show color-coded DQ/DQS sets in x4, x8/x9, x16/x18, or x32/x36 modes in the Package View for DDR interfaces



207 © 2015 Altera Corporation—Confidential

ALTERA

## Example Views: Show Dedicated Hard Resources I/O



208 © 2015 Altera Corporation—Confidential

ALTERA

## Pin Migration View

- Select migration devices in Device settings
- View & compare pin function differences between migration devices
- Package View adjusts to prevent non-migratable assignments

View menu → **Pin Migration View**  
or right-click in Package View

or right-click in Package view

Pin Migration View

Current Device: EP4CE6F17C6

| Pin Number | Migration Result |          |            | Migration Devices |          |            |                 |          |            |
|------------|------------------|----------|------------|-------------------|----------|------------|-----------------|----------|------------|
|            | Pin Function     | I/O Bank | VREF Group | EP4CE6F17C6       |          |            | EP4CE22F17C6    |          |            |
|            | Pin Function     | I/O Bank | VREF Group | Pin Function      | I/O Bank | VREF Group | Pin Function    | I/O Bank | VREF Group |
| PIN_F6     | GND              |          |            | Column I/O        | 8        | B8_N0      | GND             |          |            |
| PIN_E5     | VCCA3            |          |            | Row I/O           | 1        | B1_N0      | VCCA3           |          |            |
| PIN_E5     | GND A3           |          |            | Row I/O           | 1        | B1_N0      | GND A3          |          |            |
| PIN_D4     | VCCD_PLL3        |          |            | Row I/O           | 1        | B1_N0      | VCCD_PLL3       |          |            |
| PIN_T8     | Column I/O       | 3        | B3_N0      | Column I/O        | 3        | B3_N0      | Dedicated Clock | 3        | B3_N0      |
| PIN_R8     | Column I/O       | 3        | B3_N0      | Column I/O        | 3        | B3_N0      | Dedicated Clock | 3        | B3_N0      |
| PIN_T9     | Column I/O       | 4        | B4_N0      | Column I/O        | 4        | B4_N0      | Dedicated Clock | 4        | B4_N0      |
| PIN_R9     | Column I/O       | 4        | B4_N0      | Column I/O        | 4        | B4_N0      | Dedicated Clock | 4        | B4_N0      |
| PIN_B9     | Column I/O       | 7        | B7_N0      | Column I/O        | 7        | B7_N0      | Dedicated Clock | 7        | B7_N0      |
| PIN_A9     | Column I/O       | 7        | B7_N0      | Column I/O        | 7        | B7_N0      | Dedicated Clock | 7        | B7_N0      |
| PIN_B8     | Column I/O       | 8        | B8_N0      | Column I/O        | 8        | B8_N0      | Dedicated Clock | 8        | B8_N0      |
| PIN_A8     | Column I/O       | 8        | B8_N0      | Column I/O        | 8        | B8_N0      | Dedicated Clock | 8        | B8_N0      |

Device...

Pin Finder...


☐ Show only highlighted pins

☒ Show migration differences


Export...

Help

Before adding migration device




After adding migration device



## More Pin Planner Features (1)



### Pin Finder

- Locate pins meeting user-defined criteria
- Use to find compatible pin locations
- Pins highlighted in Package View



### Custom Filters


- Create custom filters for All Pins list



## More Pin Planner Features (2)

### Customizable columns

- Select the I/O-related assignment columns to be shown in All Pins list for easy management
- Right-click on column heading to select which columns will be displayed



211 © 2015 Altera Corporation—Confidential



## Clock/PLL Views and Support


### Show Clock Region Input Pins view

- Highlights input pins into each type of clock region (global, region, etc.)

### Show PLL/DLL related pins

### Property windows show clock region information

### Pin Finder allows searching of clock region input pins, PLL input/output pins




212 © 2015 Altera Corporation—Confidential



## Pin Planner Tasks & Report Windows

- Use **Tasks** window to access common tasks
- Highlight Pins** tasks will generate colored overlays similar to the Chip Planner
  - Enable/disable reports in Report pane




Double-click to perform any task

213 © 2015 Altera Corporation—Confidential



## Reserved and Unused I/O Pins

- Type reserved I/O name into All Pins list & select reserved setting
- Prevents Fitter from placing unassigned signal on pin (*discussed next*)



- Or right-click on pin in Package View and click **Reserve Pins** → **As...**
  - Pin name set to **user\_reserve\_<pin\_number>**
- Set initial state of other unused pins in **Device** settings dialog box (*shown later*)

214 © 2015 Altera Corporation—Confidential






## Show Fitter Placements

- View I/O locations selected by the Fitter

View → Show  
or in Toolbar



Top View -  
Cyclone V - 5CC




215 © 2015 Altera Corporation—Confidential

ALTERA

## Back-Annotation


**Assignments** menu in main  
Quartus Prime window



- Use to lock Fitter-chosen pin assignments for future compilations

- Copies device & resource locations chosen by fitter into .qsf file
  - Pins
  - Logic
  - Routing

- “Locks down” locations in Pin Planner



216 © 2015 Altera Corporation—Confidential

ALTERA

# The Quartus Prime Software: Foundation

Verify I/O Assignments with the Pin Planner



## Verifying I/O Assignments

- ◀ I/O Assignment Analysis
  - Checks legality of all I/O assignments without full compilation
- ◀ Minimal requirements for running
  - I/O declaration
    - ◀ HDL port declaration
    - ◀ Reserved pin
  - Pin-related assignments
    - ◀ I/O standard
    - ◀ Current strength
    - ◀ Pin location (pin, bank, edge)
    - ◀ PCI clamping diode
    - ◀ Toggle rate

Run from Pin  
Planner toolbar



Processing menu → **Start** → **Start I/O Assignment Analysis**  
or **Tasks** window



## I/O Rules Checked

### ◀ No internal logic

- Checks I/O locations & constraints with respect to other I/O & I/O banks
- e.g. Each I/O bank supports a single  $V_{CCIO}$

### ◀ I/O connected to logic


- Checks I/O locations & constraints with respect to other I/O, I/O banks, & internal resources
- e.g. PLL must be driven by a dedicated clock input pin

*Note: When working with design files, synthesize design before running I/O Assignment Analysis*

## I/O Assignment Analysis Output

### Compilation Report (Fitter section)

- Pin-out file
- I/O pin tables
- I/O rules checking



| Pin/Rules            | IO_000001 | IO_000002    | IO_000003 | IO_000004    | IO_000005    |
|----------------------|-----------|--------------|-----------|--------------|--------------|
| 1 Total Pass         | 44        | 0            | 44        | 0            | 0            |
| 2 Total Unchecked    | 0         | 0            | 0         | 0            | 0            |
| 3 Total Inapplicable | 0         | 44           | 0         | 44           | 44           |
| 4 Total Fail         | 0         | 0            | 0         | 0            | 0            |
| 5 q[0]               | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 6 q[1]               | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 7 q[2]               | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 8 q[3]               | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 9 q[4]               | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 10 q[5]              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 11 q[6]              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 12 q[7]              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 13 q[8]              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 14 q[9]              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 15 q[10]             | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 16 q[11]             | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 17 q[12]             | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 18 q[13]             | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 19 q[14]             | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 20 q[15]             | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 21 clk1              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 22 wren              | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 23 wraddress[0]      | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |
| 24 wraddress[1]      | Pass      | Inapplicable | Pass      | Inapplicable | Inapplicable |

### Messages on I/O assignment issues

- Compiler assumptions
- Device & pin migration issues
- I/O bank voltages & standards

## Validating I/O Pin-out


- ◀ Completed design
  - Run full compilation
  - Enable option to **Run I/O Assignment Analysis before compilation** (**Settings** dialog box → **Compilation Process Settings**)
- ◀ Incomplete design with completed top-level design file
  - Run I/O Assignment Analysis on design
- ◀ Incomplete or no design files
  - Use early I/O planning methodology (see [I/O System Design](#) online training)

## The Quartus Prime Software: Foundation

I/O Planning with the BluePrint Platform Designer

## Problem: I/O Interfaces are Complex

- ◀ FPGAs support hundreds of I/O protocols, dozens of memory standards
- ◀ Protocols have thousands of configurations specified by standards




### ◀ Example rules

- Neighbor I/O to 28 Gbps I/O restricted to 14 Gbps
- PCIe® master channel restricted to specific transceiver lanes
- DDR3-144 can only exist in Banks A to C if PLL #21 needs to be used by fabric logic

223 © 2015 Altera Corporation—Confidential



## Problem: Periphery Placement Rules are Complex



Error (175022): The auto-promoted clock driver could not be placed in any location to satisfy its connectivity requirements


???

224 © 2015 Altera Corporation—Confidential




## Better Solution: Interfaced-Based Assignment

- Instead of pin-by-pin or bus-by-bus, interface-by-interface!
- Choose valid locations for interfaces and clock domains graphically
- Verify assignments and update valid locations as assignments are made



## Introducing the Blueprint Platform Designer

- Create legal assignments using the power of the Fitter
- Verify and validate in real-time
- High impact productivity tool for faster design closure
- Legal mapping of package footprint to I/O protocols within minutes
- Develop board layouts with confidence
- Available only in the Quartus Prime Pro Edition software
- For Arria 10 and newer devices



## Drag and Drop Design Element Assignment & Checking

- Click and drag post-synthesis design elements (parts of design requiring placement in device) to the device's **Chip View**

Design elements

Info about selected element or resource

Resources used if interface placed here

Legal placement locations

227 © 2015 Altera Corporation—Confidential

## Source Assignments Into Project & Compile

- Source generated Tcl script with command line or **Tcl Scripts** command in **Tools** menu
- Script provides command for sourcing
- Script organized into sections; pick and choose types of assignments to use

```

26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

```

228 © 2015 Altera Corporation—Confidential



# The Quartus Prime Software: Foundation

## Other Methods of Creating I/O-Related Assignments




© 2015 Altera Corporation—Confidential

## Import/Export via CSV

- Use spreadsheet Comma Separated Value (.csv) file to enter or edit I/O locations
- Convenient for transferring assignments between project revisions
- CSV column names must match Pin Planner column headings

Pin Planner **File** menu or Quartus Prime **Assignments** menu




|   | A        | B         | C        | D        | E          | F            |
|---|----------|-----------|----------|----------|------------|--------------|
| 1 | To       | Direction | Location | I/O Bank | VREF Group | I/O Standard |
| 2 | clk1     | Input     | PIN_E15  | 6        | B6_N0      | 1.8 V        |
| 3 | dataa[7] | Input     | PIN_B14  | 7        | B7_N0      | 2.5 V        |
| 4 | dataa[6] | Input     | PIN_A14  | 7        | B7_N0      | 2.5 V        |
| 5 | dataa[5] | Input     | PIN_B13  | 7        | B7_N0      | 2.5 V        |
| 6 | dataa[4] | Input     | PIN_A13  | 7        | B7_N0      | 2.5 V        |



## .qsf Editing & Scripting

- ◀ Type pin-related assignments directly into **.qsf**
- ◀ Type pin-related assignments into separate Tcl
  - Source Tcl file in project **.qsf**
  - Execute Tcl file to write assignments into **.qsf**



231 © 2015 Altera Corporation—Confidential





## Global Pin Settings

- ◀ Select global settings for pins
  - e.g. unused I/O configuration, dual-purpose configuration pins, device CRC checking
- ◀ Assignments in Pin Planner or other tools have precedence over global settings

### Device and Pin Options

#### Device settings (Assignments menu)



232 © 2015 Altera Corporation—Confidential



## Test Your Knowledge: I/O Planning

1. Which of the following is *not* a method of creating pin location assignments using the Pin Planner?
  - a. Location column in the All Pins list
  - b. Drag and drop interfaces from the Design Elements window
  - c. Location list in the Node Properties window
  - d. Drag and drop pins from the All Pins list (or the Groups list) to a pin
  - e. Drag and drop pins from the All Pins list (or the Groups list) to a bank
2. I/O Assignment Analysis should be run after creating assignments using BluePrint.
  - ☐ True
  - ☐ False

## I/O Planning Summary

- Pin assignments can be performed in many ways, graphically & by means of text files
- The Pin Planner provides an easy-to-use graphical method for creating and managing pin assignments
- The BluePrint Platform Designer combines I/O interface resource assignment with on-the-fly legality checking
- I/O Assignment Analysis helps validate a device pin-out without performing a full compilation
- Pin validation can be completed during any point in design development

## I/O Planning Support Resources

- ◀ Quartus Prime Handbook chapters (all Volume 2)
  - *Managing Device I/O Pins*
  - *BluePrint Design Planning (Pro Edition Handbook only)*
  - *Reviewing Printed Circuit Board Schematics with the Quartus Prime Software*
  - *Signal Integrity Analysis with Third-Party Tools*
  - *Mentor Graphics® PCB Design Tools Support*
  - *Cadence® PCB Design Tools Support*
- ◀ Training courses and demonstrations
  - [I/O System Design](#)
  - [Advanced I/O System Design](#)
  - [Fast & Easy I/O System Design with BluePrint](#)

## The Quartus Prime Software: Foundation

A Taste of Programming & Configuration

## Programming Files

### ◀ **.sof** (SRAM Object File)

- Used to configure FPGAs directly from Quartus Prime software through download cable
- Always generated by default during a full compilation by the Assembler

### ◀ **.pof** (Programming Object File)

- Used to program CPLDs and configuration devices

### ◀ **.jam/.jbc**

- ASCII file used by processors and test equipment to program devices via JTAG

### ◀ **.jic** (JTAG Indirect Configuration File)

- Contains programming data for target FPGA
- Used to program EPCS (Altera serial configuration) devices through their dedicated configuration interface connection to an FPGA
- Configuration devices do not have JTAG interfaces!

## Programming File Conversion

### ◀ Quartus Prime Assembler by default automatically generates **.sof** files for any FPGA


- May generate additional single-device programming file types from Device settings dialog box (**Device and Pin Options** → **Programming Files**)

### ◀ **.sof** files can only be used by the Quartus Prime Programmer to directly configure FPGA

### ◀ Other configuration solutions may require converting **.sof** file(s) into other file formats

## Convert Programming Files GUI

**File menu → Convert Programming Files**



Load or save file conversion setup (.cof)

Select an optional programming file format


Select a configuration device and its supported mode

Select more options for the configuration device

Add input configuration/programming file(s)

## Quartus Prime Programmer

**Tools menu → Programmer**



## Test Your Knowledge: Programming

1. Which of the following file types would you use to program an Altera configuration device via the JTAG interface of an FPGA configured with a flash loader IP?
  - a. .pof
  - b. .sof
  - c. .jic
  - d. .jam
2. The Quartus Prime Assembler creates, by default, both **.sof** and **.pof** files during a full compilation.
  - ☐ True
  - ☐ False

## Programming/Configuration Support Resources

- ◀ Quartus Prime Handbook chapters
  - *Quartus Prime Programmer* (Volume 3)
- ◀ Training & Demonstrations
  - [Introduction to Configuring Altera FPGAs](#)
  - [Configuration Schemes for Altera FPGAs](#)
  - [Configuration Solutions for Altera FPGAs](#)
  - [Debugging JTAG Chain Integrity](#)



## Exercise 5

243 © 2015 Altera Corporation—Confidential



## Class Summary

- ◀ Quartus Prime Projects
- ◀ Design Entry
- ◀ Quartus Prime Compilation
- ◀ Settings & Assignments
- ◀ I/O Planning
- ◀ Programming/Configuration

244 © 2015 Altera Corporation—Confidential



## Additional Quartus Instructor-Led Courses

### ◀ Quartus II Software Debug and Analysis Tools

- Debugging solutions
  - ◀ SignalProbe incremental routing
  - ◀ SignalTap II Embedded Logic Analyzer
  - ◀ In-System Sources & Probes
  - ◀ In-System Memory Content Editor
  - ◀ Chip Planner & Resource Property Editor
  - ◀ System Console and related toolkits

### ◀ Quartus II Software Design Series: Timing Analysis

- Create timing constraints to meet and optimize timing using the TimeQuest timing analyzer
- Perform detailed timing analysis on an Altera device with the TimeQuest timing analyzer

### ◀ Advanced Timing Analysis with TimeQuest

- Automate constraining and analysis of FPGA designs using Tcl
- Constrain advanced types of interfaces and blocks

### ◀ Timing Closure with the Quartus II Software

- Employ best practices to close timing using the tools available

### ◀ Introduction to the Qsys System Integration Tool

- Integrate IP and custom logic into a Qsys system

## Many Ways to Learn!



Videos

FREE  
Always available  
~4 minutes long  
YouTube videos



Online Training

FREE  
Always available  
~30 minutes long  
>200 topics available



Virtual Classes

Live over Webex  
Ask questions to Altera expert  
Taught in ½ day sessions  
Class schedules at  
[www.altera.com/training](http://www.altera.com/training)



Instructor-led Training

In-person  
Ask questions to Altera expert  
1 day long  
Class schedules at  
[www.altera.com/training](http://www.altera.com/training)


## Altera Technical Support

- ◀ Reference Quartus Prime software on-line help
- ◀ [Quartus Prime Handbook](#) (separate Standard & Pro Editions)
- ◀ World-wide web: <http://www.altera.com>
  - Search for answers to problems with Knowledge Database
  - Download literature
  - View design examples
  - View online trainings
- ◀ MySupport: <http://www.altera.com/mysupport>
- ◀ Field applications engineers: contact your local Altera sales office
- ◀ Altera Wiki: [www.alterawiki.com](http://www.alterawiki.com)
- ◀ Altera Forum: [www.alteraforum.com](http://www.alteraforum.com)
- ◀ Intellectual Property Support
  - <https://www.altera.com/support/support-resources/support-centers/interface-protocols.html>

247 © 2015 Altera Corporation—Confidential



## Instructor-Led and Virtual Training Curriculum


<http://www.altera.com/training>

© 2015 Altera Corporation—Confidential



# The Quartus Prime Software: Foundation


## Device Programming Appendix

249

© 2015 Altera Corporation—Confidential



## Programming Options for CPLDs/Config. Devices



| File                 | Device       | Checksum | Usercode | Program/Configure                   | Verify                   | Blank-Check              | Examine                  | Security Bit             | Erase                    | ISP CLAMP                | IPS File                 |
|----------------------|--------------|----------|----------|-------------------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| output_files/top.sof | SSGXEA7K2F40 | 08A4ASC2 | FFFFFFFF | <input checked="" type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| <none>               | SM2210Z      | 00000000 | <none>   | <input type="checkbox"/>            | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| <none>               | MY_DEVICE    | 00000000 | <none>   | <input type="checkbox"/>            | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |


| Option       | Description                                            |
|--------------|--------------------------------------------------------|
| Verify       | Verifies contents against respective programming files |
| Blank-Check  | Check whether the device is blank                      |
| Examine      | Reads back contents. Save examined data as .pof file.  |
| Security Bit | Protect CPLD from being examined.                      |
| Erase        | Erase the contents of devices                          |

250 © 2015 Altera Corporation—Confidential



## Creating .jam/.jbc file

- Allows external processors or test equipment to program devices



To create .jam/.jbc file:


1. File menu → **Create JAM, JBC, SVF or ISC File...**
2. Choose appropriate file name and file format
3. Click **OK**

251 © 2015 Altera Corporation—Confidential



## Programming Configuration Device with .jic File


- EPCS configuration devices have no JTAG interface
- Pass .jic through serial flash loader (SFL) image on FPGA



252 © 2015 Altera Corporation—Confidential




## Quartus II Programmer: Flash Programming



Program flash using SFL, PFL\* or Nios® II system:

1. Select FPGA/CPLD
2. Right-click and choose **Attach Flash Device (Edit menu)**
3. Select flash and click **OK**




\* PFL = Parallel Flash Loader

253 © 2015 Altera Corporation—Confidential

ALTERA

## Quartus II Programmer: Flash Programming Example



1. Program FPGA with SFL or Nios II system
2. Select flash file to target flash device
3. Program flash


254 © 2015 Altera Corporation—Confidential

ALTERA



## Converting Programming Files


- Convert **.sof** and **.pof** files to other supported programming files



255 © 2015 Altera Corporation—Confidential




## EPCS Programming Example: .jic Generation



To create the **.jic** file:

1. Select **.jic** as output **Programming file type**
2. Select **Flash Loader** in **Input files to convert list** and click **Add Device**
3. Select **SOF Data** and click **Add File**
4. Click **Generate**



256 © 2015 Altera Corporation—Confidential



# **Exercise Manual**

*for*

## **The Quartus Prime Software: Foundation**

### **Software Requirements to complete all exercises**

Quartus<sup>®</sup> Prime Standard Edition software version 15.1 with Cyclone<sup>®</sup> V device family installed

### **Link to the Quartus Prime Handbook:**

[https://www.altera.com/content/dam/altera-www/global/en\\_US/pdfs/literature/hb/qts/qts-qps-handbook.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/qts/qts-qps-handbook.pdf)

**Use the link below to download the design files for the exercises:**

[http://www.altera.com/customertraining/ILT/Quartus\\_Prime\\_Foundation\\_15\\_1\\_v1.zip](http://www.altera.com/customertraining/ILT/Quartus_Prime_Foundation_15_1_v1.zip)

DO NOT DISTRIBUTE

# Exercise 1

## Exercise 1

### Objectives:

- Create a project using the New Project Wizard
- Name the project
- Pick a device

*Note: In these exercises, you'll create a brand new project and complete an existing design. You'll have the choice of creating the design using three different types of design entry: Verilog, VHDL, or as a Quartus Prime schematic. Where noted, be sure to only follow the instructions appropriate for your choice of design entry method. By the end of the class, you'll have a final, optimized design, ready for programming into a Cyclone® V GX FPGA device.*


*Be sure to completely read the instructions for each step and sub-step in this lab manual. Each step first summarizes what you'll be doing in that step before providing complete instructions. Use the lines next to each step (\_\_\_\_) to keep track of your progress or to check off completed steps in the exercises.*

***If you have any questions or problems, please ask the instructor for assistance.***


**Step 1: Create new project for use in the lab exercises**

1. Before starting the Quartus Prime software, unzip the lab project files:
  - a. If you are using an Altera® training laptop (either locally or remotely through the Virtual Classroom), go to the **C:\altera\_trn\Quartus\_Prime\_Software\_Foundation** folder in a Windows Explorer window.
  - b. **Important: delete** any old lab file folders that may already exist there labeled **QIIF\*** or **QPF\***.
  - c. Double-click the executable file (**Quartus\_Prime\_Software\_Foundation\_15\_1\_v1.exe**) found in that location. If you cannot find this file, please ask your instructor for assistance.
  - d. In the WinZip dialog box, simply click **Unzip** to automatically extract the files in place to a new folder named **QPF15\_1** in the directory mentioned above.
  - e. Click **OK** then **Close** to close WinZip.
2. Start the Quartus Prime Standard Edition software, version 15.1, from the **Start** menu (**All Programs** → **Altera 15.1.0.185 Standard Edition** → **Quartus Prime Standard Edition 15.1.0.185** → **Quartus Prime 15.1**) or from a shortcut on the desktop.

**IMPORTANT:** Make sure you are using the **Standard Edition** and **not the Pro Edition!** You can check in the title bar or go to the **Help** menu and select **About Quartus Prime**.



3. Start the New Project Wizard. You can find the New Project Wizard button on the **Home** tab that appears when you start the Quartus Prime software under **Start Designing**. If you've closed this tab, in the **Tasks** window on the left side of the Quartus Prime interface, switch to the **Full Design** task if necessary, expand the **Start Project** folder, and double-click **Open New Project Wizard**. You can also select **New Project Wizard...** from the **File** menu. The New Project Wizard appears. If the **Introduction** screen appears, click **Next**.





- \_\_\_\_ 4. Select one of the working directories shown below depending on the type of design entry you want to perform. Once you've made the choice of design entry method, it should be used as your entry method for **all** of the exercises. (The **<lab\_install\_directory>** is **C:\altera\_trn\Quartus\_Prime\_Software\_Foundation.**)

**<lab\_install\_directory>\QPF15\_1\VHDL**

**<lab\_install\_directory>\QPF15\_1\Verilog**

**<lab\_install\_directory>\QPF15\_1\Schematic**


- \_\_\_\_ 5. Set the **Name** of the project to **pipemult** and leave the top-level entity name as **pipemult**.
- \_\_\_\_ 6. Click **Next**.
- \_\_\_\_ 7. On the **Project Type** page, leave the type set to the default: **Empty project**. Click **Next**.

*If you'd like, you can click the **Design Store** link to see the project templates that are currently available (requires an Internet connection).*

- \_\_\_\_ 8. On the **Add Files** page, add the top-level design file to the project.
- Click the browse button . Navigate to the project directory selected earlier as the **Select File** dialog box may not automatically point there.
  - Select the top-level file **pipemult** (**.v**, **.vhd**, or **.bdf**, depending on the design entry method you chose in #4).
  - Click **Open**.
  - Click **Add** to actually add the file to the project (*easy to miss!*).
  - Click **Next**.


*Note that this step isn't really necessary since the design file is already located in the project working directory. The new project would automatically include the design file as part of the project. Files or file directories (libraries) only need to be added in the New Project Wizard if they are not located in the project directory. Adding the file to the project removes a warning message that indicates the file has not been added.*

- \_\_\_\_ 9. On the **Family & Device Settings** page, select **Cyclone V (E/GX/GT/SX/SE/ST)** as the **Family**. In the **Devices** drop-down, choose the **Cyclone V GX Extended Features** variation.
- \_\_\_\_ 10. In the **Show in 'Available device' list** section, set **Package** to **FBGA**, **Pin count** to **672**, and **Core Speed grade** to **7\_H6**. This filters the list of available devices. Select the **5CGXFC5C6F27C7** device from the **Available devices:** list. It should be the third device in the filtered list.




11. Click **Next**.

12. On the **EDA Tool Settings** page, you can specify third-party EDA tools you may want to use along with the Quartus Prime software for different functions such as simulation or timing analysis. Since these exercises will be done entirely within the Quartus Prime software without any other tools, set all the selections in the **Tool Name** column to **<None>** to save some compile time later. Click **Next**.



The summary screen appears.



13. Click **Finish**.

*The project is now created.*

*Keep the project open as you continue through the rest of the exercises. There is no need to close the project. If you do close the project for some reason, be sure to select **Open Project** instead of just **Open** from the **File** menu (or **Open Existing Project** from the **Tasks** window). The **Open** command is used to simply open a single file instead of a project, preventing the ability to perform many project-based operations, such as compilation.*

### Exercise Summary

- Created a project using the New Project Wizard
  - *Named the project*
  - *Picked a device*

## END OF EXERCISE 1

## Exercise 2

## Exercise 2

### Objectives:

- Create a multiplier and RAM block using IP from the IP Catalog to complete the design
- Create a **.hex** file to initialize the RAM block using the Memory Editor
- Analyze and elaborate the design to check for errors

### Pipelined Multiplier Design

Figure 1 shows a schematic representation of the top-level design file you will be using today. It consists of a multiplier and a RAM block. Data is fed to the multiplier from an external source and stored in the RAM block, which is also controlled externally. The data is then read out of the RAM block by a separate address control.





Figure 1

**IMPORTANT NOTE:** For exercises 2-5, you should continue working from the files of the previous exercise. The **Solutions** directory contains a Word document with the answers to questions asked in the exercises as well as an archive of the final project as it would be set up at the end of exercise 5.

## Step 1: Build an 8x8 multiplier using the IP Catalog


- \_\_\_\_ 1. If the **IP Catalog** is not visible, select it from the **Tools** menu, the toolbar , or from the **View** menu → **Utility Windows**).
- \_\_\_\_ 2. Type **lpm** into the search field of the **IP Catalog**.

*This filters the list of installed IP to only those that are part of the Library of Parameterized Modules (LPM) discussed in the presentation. These are basic logic functions that can be used in any design on any device.*



- \_\_\_\_ 3. Right-click the IP named **LPM\_MULT** and hover over the **Details** submenu.  
*Here you can get some basic information about the selected IP, as well as where the files for the IP are located. Sometimes, datasheets or web links for more information can be found here. In this case, the IP is part of the Quartus Prime Standard Edition installation, so its files are located in the Quartus Prime installation directory.*
- \_\_\_\_ 4. Create an instance of the **LPM\_MULT** IP by either double-clicking it in the IP Catalog or clicking it once to select it and then click **Add**. You can also do this by right-clicking the IP and selecting **Add component**.
- \_\_\_\_ 5. In the **Save IP Variation** dialog that appears, set the **IP variation file name** to **mult** by adding **mult** to the end of the file path, which should match the project directory.
- \_\_\_\_ 6. For the **IP variation file type**, choose either **VHDL** or **Verilog** depending on your choice of HDL and exercise directory. If you are using the **Schematic** version of the design, you can choose either HDL.






\_\_\_\_ 7. Click **OK**.

*The MegaWizard™ Plug-In Manager for this IP will appear. Most older IP, such as LPM\_MULT, use the MegaWizard interface for parameterization. Newer IP use the Qsys-based IP Parameter Editor. To keep things simple, the IP used in today's class all use the MegaWizard interface.*

\_\_\_\_ 8. On **page 1** of the MegaWizard, set the width of the **dataa** and **datab** buses to **8** bits if they are not already set. For the remaining settings in this window, use the default settings.




\_\_\_\_ 9. Click **Next**.

\_\_\_\_ 10. On **page 2**, use all the default settings (i.e. **datab** input does NOT have a constant value, use unsigned multiplication, and select the default multiplier implementation).

\_\_\_\_ 11. Click **Next**.

- \_\_\_\_ 12. On **page 3**, choose **Yes, I want an output latency of 2 clock cycles**.




- \_\_\_\_ 13. Click **Next**.

You should now be on **page 4** (tab 2 of the **MegaWizard Plug-In Manager**) named **EDA**. This tab indicates the simulation model file needed to simulate **LPM\_MULT** in an EDA simulation tool (e.g. the **ModelSim®-Altera Edition** simulator or some other 3<sup>rd</sup>-party simulation tool). As indicated, the **lpm** simulation model file would need to be used. Also on this page, you have the option of generating a timing and resource estimation netlist for use by a 3<sup>rd</sup>-party synthesis tool.

- \_\_\_\_ 14. We are not using any third-party tools, so just click **Next**.

15. On **page 5**, using the table below, check the appropriate boxes depending on the design entry method you've selected.



| Design entry method | Files to enable in MegaWizard Plug-In Manager |
|---------------------|-----------------------------------------------|
| VHDL                | <b>mult_inst.vhd &amp; mult.cmp</b>           |
| Verilog             | <b>mult_inst.v</b>                            |
| Schematic           | <b>mult.bsf</b>                               |

16. Click **Finish** to create the IP. If a dialog box appears asking if you want to add the **.qip** file to the Quartus Prime project, click **Yes**.


*The multiplier IP has been created. If you look in the project directory, you'll see the generated files (**.v**, **.vhd**, **.bsf**, **.qip**).*

*If for some reason later on you find that the IP core you created is incorrect or you forgot or missed a checkbox for generating all the required output files, select **IP Components** in the pop-up list in the Project Navigator, and double-click the IP core you would like to edit. Go through the pages of the MegaWizard again (skip around with the tabs at the top) to fix your mistakes or generate the missing file(s). Click **Finish** to update the generated files.*


**Step 2: Create .hex file using the Memory Editor**

- \_\_\_\_ 1. From the **Tasks** window, in the **Create Design** folder, double-click **Create New Design File**. (You may have to change the Tasks Flow to **Full Design** if you haven't already.) You could also go to the **File** menu and select **New** or click  in the toolbar.
- \_\_\_\_ 2. In the **New** dialog box, expand the **Memory Files** category and select **Hexadecimal (Intel-Format) File**.


*This hex file will be used to initialize a dual-port RAM you will create in the next step.*



- \_\_\_\_ 3. Click **OK**.
- \_\_\_\_ 4. In the memory size dialog box, enter **32** as the **Number of words** and **16** as the **Word size**.



- \_\_\_\_ 5. Click **OK**.



| Addr | +0   | +1   | +2   | +3   | +4   | +5   | +6   | +7   | +8   | +9   | +10  | +11  | +12  | +13  | +14  | +15  |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 0    | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 16   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |

The **Memory Editor** now displays the memory space. If it is not displayed exactly as shown above, you can change the number of cells per row (**View** menu) to **16**, the memory radix (**View** menu) to **Hexadecimal**, and the address radix to **Decimal**.


- \_\_\_ 6. Select all of the memory locations. Right-click and select **Custom Fill Cells**.
- \_\_\_ 7. Use the **Custom Fill Cells** dialog box to enter your own values to initialize your memory. You can enter any values you want. Select one of the following:
  - a. Repeating sequence: Enter a series of numbers separated by commas or spaces to be repeated in memory.
  - b. Incrementing/decrementing: Enter a start value and another value by which to increment or decrement the start value.

| Addr | +0   | +1   | +2   | +3   | +4   | +5   | +6   | +7   | +8   | +9   | +10  | +11  | +12  | +13  | +14  | +15  |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 0    | 0101 | 0202 | 0303 | 0404 | 0505 | 0606 | 0707 | 0808 | 0909 | 0A0A | 0B0B | 0C0C | 0D0D | 0E0E | 0F0F | 1010 |
| 16   | 1111 | 1212 | 1313 | 1414 | 1515 | 1616 | 1717 | 1818 | 1919 | 1A1A | 1B1B | 1C1C | 1D1D | 1E1E | 1F1F | 2020 |

- \_\_\_ 8. Click **OK** when complete to close the dialog box.
- \_\_\_ 9. Save the file as **ram.hex** in the project directory (you may have to navigate to the project directory again before you save). Make sure the option to **Add file to current project** is enabled.
- \_\_\_ 10. Close **ram.hex**.


**Step 3: Create a 32x16 RAM from the IP Catalog**

- \_\_\_\_ 1. In the IP Catalog search field, enter **ram:** *(be sure to include the colon)*.
- \_\_\_\_ 2. Add the IP named **RAM: 2-PORT** by double-clicking it or selecting it and clicking **Add**.
- \_\_\_\_ 3. For the **IP variation file name**, enter **ram**.
- \_\_\_\_ 4. Set the **IP variation file type** to the same HDL as before.




- \_\_\_\_ 5. Click **OK**.

6. On page 1, select **With one read port and one write port** for the dual port RAM mode. Select memory size **As a number of words**.



7. Click **Next**.
8. On **page 2 (Widths/Blk Type)**, set the width of the **data\_a** bus to **16** and the number of 16-bit words to **32**.
9. Set the **memory block type** to **Auto** and the **maximum block depth** to **Auto**.




Notice that the **Resource Usage** section in the lower left indicates that it will require 1 **M10K** memory block resource to implement this memory.


10. Click **Next** twice.



11. On page 5 (Regs/Clkens/Aclrs), disable the option to register the **Read output port(s)** 'q'. Accept the remaining default settings.



12. Click **Next** 2 times.
13. On page 8 (Mem Init), select **Yes, use this file for the memory content data**.
14. Once enabled, type in the file name **ram.hex**. This is the file you created in the previous step.



- \_\_\_ 15. Click **Next**.
- \_\_\_ 16. On **page 9**, the **altera\_mf** simulation model file is displayed as being needed to simulate this IP in a 3<sup>rd</sup>-party EDA simulation tool. Click **Next**.
- \_\_\_ 17. On **page 10**, choose the same files to generate for **ram** as you selected for **mult** earlier (Step 1, #15).
- \_\_\_ 18. Click **Finish** to close the wizard.
- \_\_\_ 19. If asked, click **Yes** to add the Quartus IP file to the project.

*You have now created the two components needed for this design.*

#### Step 4: Instantiate and connect design blocks according to design entry method

Choose **ONE** of the following procedures based on your design entry method (VHDL, Verilog, or Schematic). Follow **only** the directions for your selected design entry method and then proceed to **Step 5** on page 24.

##### VHDL

*Perform these instructions only if you are using VHDL.*

- \_\_\_ 1. Open **pipemult.vhd**. You can use the **Open** command from the **File** menu, click the  toolbar button, or double-click the top-level entity in the Project Navigator. You can also double-click **Open Existing Design File** in the **Create Design** folder of the **Tasks** window.  
  
*This is the top-level file for the design. Normally, you would have to instantiate **both ram and mult** and connect them together. In the interest of time, the file has been almost completed for you by including the **ram** component declaration and instantiation. However, it is missing the instantiation of the multiplier.*
- \_\_\_ 2. Open the file **mult.cmp**. Copy the **component** declaration from **mult.cmp** and paste it into the architecture declaration section of **pipemult.vhd** where indicated.
- \_\_\_ 3. Close **mult.cmp**.
- \_\_\_ 4. Open the file **mult\_inst.vhd**.
- \_\_\_ 5. Copy the contents of **mult\_inst.vhd** (the component instantiation) and paste into the architecture body of **pipemult.vhd** where indicated.

- \_\_\_\_ 6. Change the following signal names in the instantiation: (Note: While typing, the auto-complete pop up window may appear and show you a list of the available signal names which have been previously defined in the design file. You can use the **cursor keys**, *not the mouse*, to select a name from the list and press **Enter** to accept it.)
- |                   |    |                    |
|-------------------|----|--------------------|
| <b>clock_sig</b>  | to | <b>clk1</b>        |
| <b>dataa_sig</b>  | to | <b>dataa</b>       |
| <b>datab_sig</b>  | to | <b>datab</b>       |
| <b>result_sig</b> | to | <b>mult_to_ram</b> |
- \_\_\_\_ 7. While you have this file open, try double-clicking any signal or port name to select it.
- Notice how all instances of the selected signal or port name are highlighted in the file. This makes it very easy when editing HDL code to see where nodes are used or how they are connected together.*
- \_\_\_\_ 8. Save **pipemult.vhd**.
- \_\_\_\_ 9. Close **mult\_inst.vhd**.
- \_\_\_\_ 10. Continue to **Step 5: Check the design**.

### Verilog

*Perform these instructions only if you are using Verilog entry.*

- \_\_\_\_ 1. Open **pipemult.v**. You can use the **Open** command from the **File** menu, click the  toolbar button, or double-click the top-level entity in **Hierarchy** category of the Project Navigator. You can also double-click **Open Existing Design File** in the **Create Design** folder of the **Tasks** window.
- This is the top-level file for the design. Normally, you would have to instantiate **both ram and mult** and connect them together. In the interest of time, the file has been almost completed for you by including the **ram** instantiation. However, it is missing the instantiation of the multiplier.*
- \_\_\_\_ 2. Open the file **mult\_inst.v**.
- This is the instantiation template generated by the MegaWizard. If you do not see the file, return to the MegaWizard as mentioned earlier to generate the file.*
- \_\_\_\_ 3. Copy the contents of **mult\_inst.v** (the component instantiation) and paste into the body of **pipemult.v** where indicated.

- \_\_\_\_ 4. Change the following signal names in the instantiation. (Note: While typing, the auto-complete pop up window may appear and show you a list of the available signal names which have been previously defined in the design file. You can use the **cursor keys**, *not the mouse*, to select a name from the list and press **Enter** to accept it.)

**clock\_sig**      to      **clk1**  
**dataa\_sig**      to      **dataa**  
**datab\_sig**      to      **datab**  
**result\_sig**      to      **mult\_to\_ram**

- \_\_\_\_ 5. While you have this file open, try double-clicking any signal or port name to select it.

*Notice how all instances of the selected signal or port name are highlighted in the file. This makes it very easy when editing HDL code to see where nodes are used or how they are connected together.*

- \_\_\_\_ 6. Save **pipemult.v**.  
\_\_\_\_ 7. Close **mult\_inst.v**.  
\_\_\_\_ 8. Continue to **Step 5: Check the design**.

### Schematic

*Perform these instructions only if you are using schematic entry.*

- \_\_\_\_ 1. Open **pipemult.bdf**. You can use the **Open** command from the **File** menu, click the  toolbar button, or double-click the entity in the Project Navigator. You can also double-click **Open Existing Design File** in the **Create Design** folder of the **Tasks** window.

*This is the top-level schematic file for the design. Normally, you would have to instantiate both **ram** and **mult** sub-designs and connect them together manually. In the interest of time, the schematic file has been almost completed for you with the connections between the blocks already created. However, the design is missing the **ram** and **mult** blocks themselves and the output pins **q[15..0]**.*

\_\_\_\_ 2. In the schematic file, double-click any empty space to open the **Symbol** window.

- a. In the **Symbol** window, expand the **Project** folder.
- b. Select the **mult** symbol and click **OK**.
- c. Click the left mouse button to place the symbol inside the schematic file where indicated.

*Note: The three ports on the left side of the multiplier should line up exactly with the wires coming from the input pins (no X's). If they do not, you may not have specified the multiplier parameters correctly when configuring the IP. If this is the case, hit the **Esc** key to cancel the symbol placement, and recreate the incorrectly created IP from the IP Catalog using the steps listed earlier, choosing to overwrite the incorrect files when prompted.*

\_\_\_\_ 3. Right-click on the **mult** symbol and choose **Properties**.

\_\_\_\_ 4. In the Symbol Properties dialog box, change the **Instance name:** from **inst** to **mult\_inst**. Click **OK**.

\_\_\_\_ 5. Double-click an open area again to reopen the **Symbol** window. This time, select the **ram** symbol and place it in the schematic file where indicated.

*Note: With **ram**, the lower 4 ports on the left side of the symbol should line up with the wires coming from the input pins. The **data[15..0]** port should be unconnected.*

\_\_\_\_ 6. As you did with **mult**, use the **Symbol Properties** dialog box to change the name of the **ram** instantiation from **inst** to **ram\_inst**.


\_\_\_\_ 7. Open the **Symbol** window again and this time, as a shortcut, type **output** in the **Name:** field.

*The **Symbol** window found the output symbol automatically by name.*

\_\_\_\_ 8. Click **OK** and place the output pin near the output port of the **inst2** register symbol.

\_\_\_\_ 9. Double-click the **pin\_name1** text and change it to **q[15..0]**.

\_\_\_\_ 10. Click the bus drawing tool  found in the schematic editor toolbar, and click and drag to draw the bus connection between the **result[15..0]** output of **mult** to the **data[15..0]** input of **ram**.



The resulting schematic should look like the above figure.

#### 11. Save **pipemult.bdf**.


### Step 5: Check the design

1. From the **Processing** menu, go to **Start** and select **Start Analysis & Elaboration**.

*Analysis and elaboration checks that all the design files are present and connections have been made correctly. It also establishes the project hierarchy.*

2. If a dialog appears at the end of the analysis and elaboration process, click **OK**.
3. If there are any errors detailed in the **Messages** window, check your connections or, if necessary, return to the MegaWizard Plug-In Manager (through the IP Components category of the Project Navigator) for either IP core to fix the problem, choosing to overwrite any existing IP files. You can safely ignore any blue warning messages that appear, though you shouldn't see any if you've followed all the steps correctly up to this point.

*Feel free to explore the Project Navigator that now contains the complete project hierarchy.*



**Exercise Summary**

- Generated a multiplier and RAM using the IP Catalog and incorporated them into a design
- Created a **.hex** file for RAM initialization using the Memory Editor
- Checked the design files using Analysis and Elaboration

**END OF EXERCISE 2**



DO NOT DISTRIBUTE

## Exercise 3

### Exercise 3

#### Objectives:

- Perform a full compilation
- Locate information in the Compilation Report
- Explore cross-probing capabilities by viewing logic in various windows

|                                         |                       |
|-----------------------------------------|-----------------------|
| <b>Device Name</b>                      | <b>5CGXFC5C6F27C7</b> |
| <b>Total Design</b>                     |                       |
| <b>Logic utilization (in ALMs)</b>      |                       |
| <b>Total registers</b>                  |                       |
| <b>Total pins</b>                       |                       |
| <b>Total block memory bits</b>          |                       |
| <b>Total DSP Blocks</b>                 |                       |
| <b>mult sub-design</b>                  |                       |
| <b>ALMs needed (mult)</b>               |                       |
| <b>Combinational ALUTs (mult)</b>       |                       |
| <b>Dedicated Logic Registers (mult)</b> |                       |
| <b>DSP Blocks (mult)</b>                |                       |
| <b>ram sub-design</b>                   |                       |
| <b>ALMs needed (ram)</b>                |                       |
| <b>Combinational ALUTs (ram)</b>        |                       |
| <b>Dedicated Logic Registers (ram)</b>  |                       |
| <b>Block memory bits (ram)</b>          |                       |
| <b>M10Ks (ram)</b>                      |                       |
| <b>Control Signals</b>                  |                       |
| <b>Name</b>                             | <b>Fanout</b>         |
|                                         |                       |
|                                         |                       |

**Step 1: Compile the design**

- \_\_\_\_\_ 1. Select **Start Compilation** from the **Processing** menu or click  located in the toolbar to perform a full compilation of the design. You can also double-click **Compile Design** in the **Tasks** window.
- \_\_\_\_\_ 2. A dialog box may appear to indicate when the compilation is complete. Click **OK** if it does.

*You can safely ignore any warnings that appear.*

**Step 2: Gather information from the Compilation Report**

*The Compilation Report provides all information on design processing. You use it to understand how the compiler interpreted your design and to verify results. It is organized by compiler executables, with each one generating its own folder. Throughout the following steps, feel free to explore the many reports generated by the tool.*

- \_\_\_\_\_ 1. The **Compilation Report** should have opened in the Quartus Prime GUI automatically when you started the compilation. If it didn't, click  in the toolbar or choose **Compilation Report** from the **Processing** menu.
- \_\_\_\_\_ 2. From the **Flow Summary** section of the **Compilation Report**, record the **Logic utilization (in ALMs)**, **Total registers**, **Total pins**, **Total block memory bits**, and **Total DSP Blocks** in the table at the beginning of this exercise.

*An adaptive logic module (ALM) is an FPGA logic structure made up of 2 adaptive look-up tables (ALUTs). These two ALUTs can be used together to implement a single logic equation of up to 7 inputs or independently to implement two logic functions of up to 6 inputs. ALMs are arranged in groups of ten. A grouping of 10 ALMs is a logic array block, or LAB.*

*An ALM can also be configured to implement a 32x2, 64-bit memory. When configured in this way, the LAB is referred to as a memory LAB, or MLAB, of 640 bits.*

*A DSP block contains two multipliers and an adder unit to support various multiply-add/accumulate configurations. See the device handbook or user guide for more details.*

3. Expand the **Fitter** folder in the Compilation Report.
  - a. Expand the **Resource Section** folder.
  - b. From the **Resource Utilization by Entity** report, record in the table the resource counts for the **mult:mult\_inst** and **ram:ram\_inst** sub-designs. Collapse the sub-designs in the **Compilation Hierarchy Node** column to make it easier to view the report, and scroll to the right to find the appropriate columns of information.

| Fitter Resource Utilization by Entity |                            |
|---------------------------------------|----------------------------|
|                                       | Compilation Hierarchy Node |
| 1                                     | └─ pipemult                |
| 1                                     | └─  mult:mult_inst         |
| 2                                     | └─  ram:ram_inst           |

- c. From the **Control Signals** report, also in the **Resource Section** folder, record the control signals found and their fan-out.


From these results, you can see that this small design is using very few device resources. An ALM is used for the top-level design, but it's not clear (yet) what it's being used for. Memory and DSP blocks are used to implement **ram** and **mult**, respectively. No other logic is being used. Feel free to explore some of the additional reports listed here and compare these resource reports with the reports found in the Analysis & Synthesis folder.

In the next few steps, you will take a look at some additional ways to analyze the results of your compilation, determine the location of the input and output registers, and understand what the ALM is used for.

### Step 3: Explore the design logically using the RTL Viewer


The **RTL Viewer** allows you to view a logical representation of an analyzed design graphically. It is a very helpful tool for debugging HDL synthesis results.

1. From the **Tools** menu, open the **RTL Viewer** (under **Netlist Viewers**). You can also access the RTL Viewer from the **Compile Design** section of the **Tasks** window (**Analysis & Synthesis** folder → **Netlist Viewers**).



You should see a schematic similar to the one shown here. The output register block is named **inst2[15..0]** in the schematic version of the project, but the rest of the diagram is the same for all three versions. This is a graphical view displaying the logical representation of the design. It shows the I/O, the instantiation of the **mult** and **ram** sub-designs, and an additional set of output registers. Notice the registers are external to the memory block per the original design.

2. Select the **ram** sub-design to highlight it. The outline of the block turns bright red when the block is selected. Notice **ram:ram\_inst** is highlighted in the **Netlist Navigator** tab on the left side of the RTL Viewer.
3. Double-click the **ram** sub-design block.



You have now descended the hierarchy into the **ram** sub-design. As a result, the view changes to the above image. (Note: Your image may be slightly different than the above, with the hardwired ports not shown.) This shows that the **ram** sub-design is made up of a single IP block called **altsyncram**. You could continue double-clicking blocks to descend the hierarchy to its lowest level: single-bit RAM functions. But let's view this lowest level of the hierarchy in a different way.


4. With the outer **ram:ram\_inst** block still highlighted in red, right-click on any empty area and select **Expand to Upper Hierarchy**.

This returns the Viewer to the next hierarchical level (the top in this case). If you've descended further into the hierarchy, you may need to do this a few times to return to the top. To ascend the hierarchy this way, the outer block needs to be highlighted. You can also just double-click on the top-level module **pipemult** in the **Netlist Navigator**.






8. Unfold the **altsyncram** module.



Descending the hierarchy again, the internal logic of the **altsyncram** module (**altsyncram\_???**) is displayed including any module I/O that are not connected. The **???** denote random characters the tool adds to differentiate the ram blocks.

9. Unfold the **altsyncram\_???** module. Zoom out with the magnifying glass tool (right-click) or use the **Fit in Window** zoom to see more of the schematic, if necessary.




Moving down into the **altsyncram\_???** module, the viewer indicates that this module is represented by 16 smaller RAM functions, one function for each input/output data bit. Remember, this is a **FUNCTIONAL** representation of the design and may NOT represent how the design will ultimately be implemented in the target **Cyclone V GX** device.

### Step 4: Explore the ram and mult sub-designs physically using the Technology Map Viewer

The Technology Map Viewer allows you to see how a design is actually implemented using FPGA/CPLD resources. Use this tool as an aid during constraining and debugging to see changes in resource usage as settings and options are adjusted.

1. Cross-probe the **ram** block from the RTL Viewer into the Technology Viewer by doing the following:
  - a. In the RTL Viewer, switch back to the standard arrow cursor if you switched to the magnifying glass to zoom in or out.
  - b. **Fold** the innermost hierarchical ring for the ram function (**altsyncram\_???**) by clicking the  button.
  - c. Click the next higher hierarchical level named **altsyncram:altsyncram\_component** to select it.
  - d. Right-click the selected hierarchy, go to the **Locate Node** submenu and select **Locate in Technology Map Viewer**.
  - e. Unfold the **altsyncram:altsyncram\_component** block.



The Technology Map Viewer opens and displays the **altsyncram\_???** module inside the **altsyncram:altsyncram\_component** in a tab named **pipemult:2**. The tab named **pipemult:1** contains the top-level **ram:ram\_inst**. You can explore the rest of the design in a similar fashion to the RTL Viewer.

2. Unfold the **altsyncram\_???** module.

Now, instead of showing the 16 functional memory blocks as shown in the **RTL Viewer**, the **Technology Map Viewer** displays the ACTUAL device resource that was used, a single M10K memory block resource (**ram\_block1a0**). You can verify this through the resource's properties.

- \_\_\_\_ 3. Right-click **ram\_block1a0** and select **Properties**.

*In the Properties tab, you can look at a schematic view of the block resource and how it was configured for this design, including signal connections (**Fan-in** and **Fan-out** tabs) and parameter settings (**Parameters** tab).*

- \_\_\_\_ 4. Fold up the **altsyncram\_???** module.

- \_\_\_\_ 5. Switch from the Properties tab to the Netlist Navigator tab, and double-click **pipemult** at the top of the tab to see the top-level design in the Technology Map Viewer.

*Compare this view to the RTL Viewer. All parts of the design are now represented by actual hardware resources in the device instead of the functional schematic view seen in the RTL Viewer.*

- \_\_\_\_ 6. Unfold the **mult:mult\_inst** block until it cannot be unfolded anymore.

*The multiplier function has been placed in a single DSP resource.*

- \_\_\_\_ 7. Select the DSP resource, **Mult0~mac**, and examine the properties of the DSP block resource. If you closed the Properties tab, right-click **Mult0~mac** and select **Properties** to reopen it.

*The Properties tab displays a schematic representation of the resource along with IP parameter settings and input and output port information, just like the memory block resource. If you'd like, try going back to the RTL Viewer and following the same steps. This comparison should help you to better understand the ways the different viewers present information about the design at each stage of compilation.*

### Step 5: Use the Chip Planner to view connections to the ram sub-design

The **Chip Planner** will give you a sense of where logic has been placed in the design. This can be very helpful when trying to understand design performance, as proximity is the key to performance in most newer FPGAs and CPLDs. Though the **Chip Planner** can be used for manually locating and moving logic, we only want to use it to evaluate results.


1. In the **Technology Map Viewer**, select the RAM block **altsyncram\_???** to highlight it, if it is not already highlighted. Right-click on the block.
2. From the **Locate Node** submenu, select **Locate in Chip Planner**.

You should now see the **ram** sub-design zoomed in in the Chip Planner. You can use the zoom cursor again to zoom out (right-click) to see where in the Cyclone V device it was placed by the Fitter. Feel free to explore the view of the device.

If you click elsewhere and deselect the memory block, you can find and highlight it again by going to the **Locate History** tab at the bottom of the Chip Planner. Expand the **Located 1 nodes** item and click or double-click the **ram\_block1a0** item. Clicking it highlights the RAM block in blue, while double-clicking highlights the block and zooms into it.

If you further explore the Chip Planner Chip View, you should see that the red shaded area in the Chip Planner is the DSP block.


3. With the memory block highlighted in the Chip Planner, click the  **Generate Fan-In Connections** toolbar button. As mentioned above, if you clicked on anything else so that the memory block is no longer highlighted, you can re-highlight the memory block using the **Locate History** tab.



The Chip Planner now displays the signal connections that are feeding into the **ram** sub-design (coming from device I/O and the multiplier). You can use a similar method to see the fan-out.

4. Turn off the fan-in/fan-out by first clicking on any non-highlighted part of the device. Then click the **Clear Unselected Connections** toolbar button .

- \_\_\_\_ 5. Zoom out and look around the Chip View to find the single ALM being used by the design. It will be the only LAB with a darker blue color.



- \_\_\_\_ 6. Zoom in and hover over the colored logic element (LE) to display a tooltip that indicates what it is being used for.
- If you want to explore this further, try selecting the resource and cross-probing (right-click **Locate Node** submenu) to the Technology Map Viewer.*
- It appears that the ALM is simply being used as an electrical ground for the design.*
- \_\_\_\_ 7. (Optional; time permitting) Experiment with the **Layers Settings** and the **Tasks & Reports** windows. Try to understand the differences between enabling/disabling a layers setting and creating a report overlay.
- \_\_\_\_ 8. When you are done exploring, close the RTL Viewer, Technology Map Viewer, and Chip Planner.

### Exercise Summary

- Performed a full compilation
- Gathered information from the compilation report
- Cross-probed between windows to analyze design processing results in different ways using the RTL Viewer, Technology Map Viewer, & Chip Planner

## END OF EXERCISE 3

DO NOT DISTRIBUTE

## Exercise 4



## Exercise 4

### Objectives:


- Create a new revision to store new constraint settings
- Make design constraints using the Assignment Editor

|                                         |                       |
|-----------------------------------------|-----------------------|
| <b>Device Name</b>                      | <b>5CGXFC5C6F27C7</b> |
| <b>Total Design</b>                     |                       |
| <b>Logic utilization (in ALMs)</b>      |                       |
| <b>Total registers</b>                  |                       |
| <b>Total pins</b>                       |                       |
| <b>Total block memory bits</b>          |                       |
| <b>Total DSP Blocks</b>                 |                       |
| <b>mult sub-design</b>                  |                       |
| <b>ALMs needed (mult)</b>               |                       |
| <b>Combinational ALUTs (mult)</b>       |                       |
| <b>Dedicated Logic Registers (mult)</b> |                       |
| <b>DSP Blocks (mult)</b>                |                       |
| <b>ram sub-design</b>                   |                       |
| <b>ALMs needed (ram)</b>                |                       |
| <b>Combinational ALUTs (ram)</b>        |                       |
| <b>Dedicated Logic Registers (ram)</b>  |                       |
| <b>Block memory bits (ram)</b>          |                       |
| <b>M10Ks (ram)</b>                      |                       |
| <b>Control Signals</b>                  |                       |
| <b>Name</b>                             | <b>Fanout</b>         |
|                                         |                       |
|                                         |                       |


**Step 1: Create a new revision to store constraint changes**

*In order to experiment with different settings or assignments and to see how these changes affect your results, the Quartus Prime software has support for creating revisions, with each revision building a new Quartus Settings File (.qsf). You can also compare the compilation results of your various revisions.*

- \_\_\_\_ 1. From the **Project** menu, select **Revisions**.



- \_\_\_\_ 2. In the **Revisions** dialog box, double-click <<new revision>>.
- \_\_\_\_ 3. In the **Create Revision** dialog box, set the **Revision name** to **pipemult\_lc**.




*Notice the revision is automatically based on the original revision **pipemult**. You could use the drop-down to base it on a blank revision (like starting a new project).*

- \_\_\_\_ 4. Leave all other settings at their defaults and click **OK**.
- \_\_\_\_ 5. Click **OK** to close the **Revisions** dialog box if it remains open.


## Step 2: Implement the multiplier in logic elements instead of embedded multipliers

*Cyclone V GX DSP blocks are a valuable resource for implementing multiply operations. They provide a better usage of resources for multiplication compared to using ALMs. However, DSP blocks are a limited resource compared to the number of ALMs available. DSP blocks also have dedicated locations whereas ALMs are available all throughout the device. If your design has many multipliers, it may be advantageous to implement smaller or non-speed critical multipliers in ALMs (or even memory blocks) instead. This can be done using an option in the MegaWizard Plug-In Manager or on a multiplier-by-multiplier basis using a logic option in the Assignment Editor.*

- \_\_\_\_ 1. In the Project Navigator Hierarchy, expand the **pipemult** hierarchy.
- \_\_\_\_ 2. Right-click on the **mult** entity in the hierarchy.
- \_\_\_\_ 3. From the **Locate Node** submenu, select **Locate in Assignment Editor**.




- \_\_\_\_ 4. Click the <<new>> button in the top left hand corner of the Assignment Editor.



*The name **mult:mult\_inst** gets automatically entered into the **To** field.*

- \_\_\_\_ 5. Double-click the cell in the **Assignment Name** column and select **DSP Block Balancing** from the list.  
*Tip: By quickly typing "DSP", you may find the option faster than scrolling.*
- \_\_\_\_ 6. Hit the **Enter** key or click elsewhere to accept the assignment name.
- \_\_\_\_ 7. Double-click the cell in the **Value** column for the **DSP Block Balancing** assignment, and select **Logic Elements** from the drop-down menu.
- \_\_\_\_ 8. Hit the **Enter** key or click elsewhere to accept the assignment value.

- \_\_\_\_ 9. Click the <<new>> button in the upper left again, and set the Assignment Name to **Optimization Technique**.
- \_\_\_\_ 10. Double-click the cell in the **Value** column for the **Optimization Technique** assignment and select **Speed**. The Assignment Editor should look like this:



| Status | From    | To             | Assignment Name        | Value          | Enabled | Entity   |
|--------|---------|----------------|------------------------|----------------|---------|----------|
| 1 ✓    |         | mult:mult_inst | DSP Block Balancing    | Logic Elements | Yes     | pipemult |
| 2 ✓    |         | mult:mult_inst | Optimization Technique | Speed          | Yes     | pipemult |
| 3      | <<new>> | <<new>>        | <<new>>                |                |         |          |

- \_\_\_\_ 11. From the **File** menu, **Save** the Assignment Editor.
- \_\_\_\_ 12. Click  to compile the design.

### Step 3: Gather resource information from the Compilation Report

- \_\_\_\_ 1. Open the **Compilation Report** from the **Processing** menu if it's not already open.
- \_\_\_\_ 2. From the **Flow Summary** section of the **Compilation Report**, again record the **Logic utilization (in ALMs)**, **Total registers**, **Total pins**, **Total block memory bits**, and **Total DSP Blocks** in the table at the beginning of this exercise.
- \_\_\_\_ 3. In the **Fitter** folder of the **Compilation Report**, do the following:
- Expand the **Resource Section** folder.
  - From the **Resource Utilization by Entity** report, record in the exercise table the resource counts for the **mult** and **ram** sub-designs.
  - From the **Control Signals** table, also in the **Resource Section**, record the fan-out for control signals **clk1** and **wren**.

*How can half (0.5) of an ALM be used? ALMs can be split in two to create separate logic functions. The Compilation Report is indicating that some logic in the design only requires half of the logic available in an ALM.*

*From the results, you can see that in this revision, the multiplier implementation was moved from the embedded multipliers into the logic array blocks.*

*Feel free to open up the tools used in the prior exercise (RTL Viewer, Technology Map Viewer, Chip Planner) to examine the results of this compilation. The unfolded **mult** block should look significantly different in both the RTL Viewer and the Technology Map Viewer.*

**Exercise Summary**

- Created a new revision to evaluate different constraints
- Controlled logic options (constraints) using the Assignment Editor

**END OF EXERCISE 4**

DO NOT DISTRIBUTE

# Exercise 5


## Exercise 5

### Objectives:

- Assign I/O pins and perform I/O Assignment Analysis
- Back-annotate pin assignments to lock placement
- Use the Pin Migration View to see the effect of device migration on I/O assignments

### Step 1: Use Pin Planner to assign I/O pins & set I/O standards

1. From the **Assignments** menu or the **Assign Constraints** folder of the **Tasks** window, open the **Pin Planner**.



Remember, if not already detached, you can detach the Pin Planner from the main Quartus Prime application window to make it easier to work with. You can also undock the Groups and All Pins lists.

2. Make sure the **Top View** of the device is displayed, indicated by the red dot in the upper left hand corner of the package. If not, select **Package Top** from the **View** menu.




3. Open up the Pin Legend  and experiment with different views using the options in the **View** menu. Also try generating Pin Planner reports using the **Highlight Pins** tasks in the **Tasks** window.

*Try to understand the differences between how information is presented using the views vs. the Pin Planner reports.*

4. Turn off any reports you may have created in the previous step by disabling all the reports in the **Report** window, or right-clicking in the **Report** window and selecting **Delete All**.
5. In the **Pin Planner** toolbar, make sure that the **Show I/O Banks** toolbar button  is selected. This is the original default view in the Pin Planner. If you are unsure of which button this is, you can also find this option in the **View** menu.
6. In the **Groups List** window of the **Pin Planner**, locate the **dataa** input bus, and click it once to select it.


*Tip: You may notice, if you left either the Technology Map Viewer or the Chip Planner open from the previous exercises, that the **dataa** bus is automatically selected and highlighted in those other tools when you select it here in the Pin Planner. The Chip Planner even does a highlighting animation to show you exactly where the selected I/O pins have been placed by the Fitter. This is even faster than using cross-probing!*

7. Still in the Groups list, right-click the **dataa** bus and select **Node Properties**.
8. In the Node Properties dialog box (located to the right of the Package View by default), from the **Location** menu, select **IOBANK\_7A**.



*The display for IOBANK\_7A will now change to indicate that the bank has 8 assigned pins out of 80 total assignable pins. Assigning signals to an I/O bank like this (instead of to individual pins) gives the Fitter the freedom to place the signals on any pins within the specified I/O bank.*

- \_\_\_\_ 9. Back in the **Node Properties** dialog box, set the **I/O standard** for **dataa** to **1.8 V**.



You could have assigned the location and changed the I/O standard using the All Pins list instead of the Groups list. However, be aware that **individual** assignments made in the All Pins list (or on individual signals within groups in the Groups list) take precedence over **group** assignments made in the Groups list. The best way to ensure that all the signals in an entire bus or signal group inherit an assignment like this is to make the assignment to the whole group in the Groups list.

- \_\_\_\_ 10. Using the Groups list with the Node Properties window or with drag and drop, assign the **dataa** bus to **IOBANK\_7A**. Do not change the I/O standard for this bus yet!

- \_\_\_\_ 11. Click in any empty space in the Package View to de-select **dataa**.

Using drag and drop for location assignments to I/O banks selects the I/O bank the group is dragged to. This can affect subsequent assignments made in the Node Properties window. De-selecting pins assigned to I/O banks prevents this from happening.

- \_\_\_\_ 12. Assign the **q** output bus to **IOBANK\_8A** (located at the top left of the package) and set the bus's **I/O standard** to **1.8 V**. You can do this in either the Node Properties or by scrolling right in the Groups list and double-clicking the cell in the **I/O Standard** column. De-select the **q** bus when finished.


- \_\_\_\_ 13. Assign both the **rdaddress** and **wraddress** buses to **IOBANK\_8A** and set their I/O standard to **1.8 V**, de-selecting each bus after making assignments for each.

- \_\_\_\_ 14. Using the **All Pins** list, the Node Properties window, or drag and drop, assign **clk1** to pin **L8** (pin has a clock edge  symbol) and set its I/O standard to **1.8 V**.

- \_\_\_\_ 15. Using any method, assign **wren** to **IOBANK\_8A** and set its **I/O standard** to **1.8 V**.

| Groups          |              |           |          |                 |
|-----------------|--------------|-----------|----------|-----------------|
| Named: *        |              |           |          |                 |
| Node Name       | Direction    | Location  | I/O Bank | I/O Standard    |
| dataa[7..0]     | Input Group  | IOBANK_7A | 7A       | 1.8 V           |
| datab[7..0]     | Input Group  | IOBANK_7A | 7A       | 2.5 V (default) |
| q[15..0]        | Output Group | IOBANK_8A | 8A       | 1.8 V           |
| rdaddress[4..0] | Input Group  | IOBANK_8A | 8A       | 1.8 V           |
| wraddress[4..0] | Input Group  | IOBANK_8A | 8A       | 1.8 V           |
| <<new group>>   |              |           |          |                 |


The Package View of the Pin Planner should look like the following screenshot:



## Step 2: Analyze I/O assignments

Now that you have made general I/O assignments, you can check the validity of those assignments without running a full compilation using I/O Assignment Analysis. This way you can quickly and easily find I/O placement and assignment issues and correct them.

- \_\_\_\_ 1. Back in the main Quartus Prime window, synthesize the design by going to the **Processing** menu, go to the **Start** submenu, and select **Start Analysis & Synthesis** or click the  button in the toolbar.
- \_\_\_\_ 2. From the **Processing** menu, go to the **Start** submenu, and select **Start I/O Assignment Analysis** or click  in the Pin Planner toolbar.
- \_\_\_\_ 3. Bring the **Compilation Report** to the foreground. If it's not open, click  in the Quartus Prime toolbar or choose **Compilation Report** from the **Processing** menu.
- \_\_\_\_ 4. Expand the **Fitter** folder and click on **I/O Assignment Analysis Messages**. You can also look at the Processing tab in the Messages window.



Was the analysis successful? Check the messages. I/O Assignment Analysis has found errors with the I/O assignments.

- \_\_\_\_ 5. Review the **I/O Assignment Analysis Messages** and determine the cause of the error. Expand the error messages to get more detail as to why each pin of the **dataa** bus is not being placed successfully.

Determining the cause of the I/O placement failure requires reading the error messages carefully and having a little understanding of **Cyclone V GX** devices or general FPGA I/O blocks. See if you can understand and correct the cause of the errors on your own. If you do not have a lot of **Cyclone V GX** device or general FPGA experience, the next steps will show you how to correct the errors.

- \_\_\_\_ 6. Bring the **Pin Planner** to the foreground.
- \_\_\_\_ 7. Scroll to the right in the Groups list to see the **I/O Standard** column. If the **I/O Standard** column does not appear, right-click in the Groups list and select **Customize Columns** to make the column visible.

*Notice that you have assigned the **dataa** and **datab** input buses to **I/O Bank 7A** but set different **VCCIO (1.8 & 2.5)** voltage levels for them. Cyclone V GX FPGAs, like all Altera FPGA devices, allow for only one V<sub>CCIO</sub> per I/O bank.*

- \_\_\_\_ 8. Using the Groups List, change the I/O standard assignment for the **dataa** group to **2.5 V** (or **2.5 V (default)**).
- \_\_\_\_ 9. Re-run **I/O Assignment Analysis**.


*See how quickly and easily you can check your I/O placement assignments without running a full compilation!*

*Now let's take a look at the I/O location assignments selected by the Fitter.*

- \_\_\_\_ 10. In the Pin Planner, click the  button in the toolbar or, from the **View** menu, go to the **Show** submenu and select **Show Fitter Placements**.

## Top View - Wire Bond

### Cyclone V - 5CGXFC5C6F27C7






You can see that Fitter-selected pin locations appear in green in the Pin Planner. Performing I/O Assignment Analysis partially ran the Fitter, and by adding I/O bank location assignments, you constrained the signals to be placed in the selected I/O banks. Without these assignments, the Fitter could have placed the signals anywhere on the chip. Notice that **clk1**, the only signal you manually assigned to a specific pin (L8), appears green with a brown hatched pattern. Remember that this indicates that your user assignment overlaps the location assignment selected by the Fitter.

### Step 3: Back-annotate pin assignments to lock placement


*At this point in the I/O design flow, you may decide that you like the I/O location assignments made by the Fitter, and you've verified the pin-out to begin board design. Now you need to make sure that the pin locations are not moved during successive compilations.*

1. From the **Assignments** menu in the main Quartus Prime window, select **Back-Annotate Assignments** to open the **Back-Annotate Assignments** dialog box. The dialog box may appear slightly different from the screenshot below.



- \_\_\_\_ 2. In **Assignments to back-annotate**, enable **Pin & device assignments** (default setting) as shown above. Click **OK**.

Top View - Wire Bond  
Cyclone V - 5CGXFC5C6F27C7




*Notice how all the I/O pins that were green earlier have changed to the green and brown hatch pattern. This indicates that the locations that were Fitter-assigned I/O are now user-assigned I/O and have been written into the .qsf file as constraints.*


#### Step 4: Transfer pin assignments to original revision

Now you should carry these pin assignments from the current design revision to the original revision (in case you decide to choose that revision later). Remember that all assignments, including I/O-related assignments, are unique to a particular project revision, so the assignments must be copied over if you want them to match between the two revisions. To do this, you will export the assignments as a Tcl script and import them into the original pipemult revision by running the script.


1. With the **Pin Planner** active, go to the **File** menu and select **Export**.
2. In the **Export** dialog box, choose Save as type **Tcl Script File**. Set the **File name** to **io\_assignments.tcl** and click **Export**.



3. Go back to the main Quartus Prime window. From the drop-down menu at the top of the window, change the revision back to **pipemult**.



4. From the **Tools** menu, select **Tcl Scripts...**
5. Highlight the **io\_assignments.tcl** file in the Project folder. Click **Run**.




6. Click **OK** when complete and then click **Close**.



7. Reopen the **Pin Planner** to see that the assignments were imported correctly. If **Show Fitter Placements** is turned off, turn it back on.

Top View - Wire Bond  
Cyclone V - 5CGXFC5C6F27C7



Remember that the green pins are the Fitter-placed locations from the previous compilation of the revision **pipemult**. The reddish brown pins are the pins imported from the **pipemult\_lc** revision, and the green and red hatched pins (if any; depends on how the Fitter placed the I/O in the earlier compilation) are intersecting assignments (think of the intersecting area of a Venn diagram) between the two revisions of the project. The green locations would all be removed if this revision were compiled again since the user-assigned I/O pins (in reddish brown) have precedence.

8. Turn off the viewing of Fitter placements using the toolbar button or by turning off the option in the **Show** submenu of the **View** menu.

You can now easily see that the locations match the back-annotated locations from the **pipemult\_lc** revision.

**Step 5: Add migration devices and validate cross-migration I/O**

Now let's imagine that, in addressing feature requests for your design, you are concerned that it may grow beyond your target device. You may need to select a larger FPGA while still using the same package with the same pinout. To confirm your pinout is transferable, you will use the device migration feature of the Quartus Prime software. You can add migration devices to a project at any point if you expect to later move the design to another device. The Pin Planner Pin Migration View keeps track of possible issues you may have with your I/O assignments during a migration.


- \_\_\_\_ 1. Create a new revision of the project called **pipemult\_migration**, based off of the original **pipemult** revision. Switch to the new revision in either the Revisions dialog box or the menu in the toolbar.
- \_\_\_\_ 2. Reopen the Pin Planner.
- \_\_\_\_ 3. From the **View** menu (or by right-clicking in the Package view), select **Pin Migration Window**.

| No Migration |                   |          |            |
|--------------|-------------------|----------|------------|
| Pin Number   | Pin Function      | I/O Bank | VREF Group |
| PIN_A2       | Dedicated ramming | 9A       |            |
| PIN_A3       | DNU               |          |            |
| PIN_A4       | DNU               |          |            |
| PIN_A5       | Column I/O        | 8A       | B8A_N0     |
| PIN_A6       | Dedicated ramming | 9A       |            |
| PIN_A7       | Column I/O        | 8A       | B8A_N0     |
| PIN_A8       | Column I/O        | 7A       | B7A_N0     |
| PIN_A9       | Column I/O        | 7A       | B7A_N0     |
| PIN_A10      | VCCIO7A           | 7A       |            |

The Pin Migration View appears. It only displays pin information for the current device because you have not selected any migration devices yet.

- \_\_\_\_ 4. Click **Device** to open the Device settings dialog box.
- \_\_\_\_ 5. Click **Migration Devices**.

6. Control-click the three **C7** (commercial; speed grade 7) devices and click > to move them to the list of migration devices. You can also double-click each device individually.



7. Click **OK**.
8. Click **OK** again to close the **Device** settings.
9. In the Pin Migration View window, you can now see pin information about the migration devices. Turn on the **Show migration differences** option at the bottom of the window.

| Pin Number | Migration Result |          |            | Migration Devices |  |  |                |  |  |                       |     |  |                       |     |  |
|------------|------------------|----------|------------|-------------------|--|--|----------------|--|--|-----------------------|-----|--|-----------------------|-----|--|
|            | Pin Function     | I/O Bank | VREF Group | 5CGXFC5C6F27C7    |  |  | 5CGXFC4C6F27C7 |  |  | 5CGXFC7D6F27C7        |     |  | 5CGXFC9D6F27C7        |     |  |
| PIN_AA12   | DNU              |          |            | NC                |  |  | NC             |  |  | DNU                   |     |  | DNU                   |     |  |
| PIN_AB7    | DNU              |          |            | NC                |  |  | NC             |  |  | DNU                   |     |  | DNU                   |     |  |
| PIN_C3     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_C4     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_D1     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_D2     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_E3     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_E4     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_F1     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_F2     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_G3     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_G4     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_H1     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_H2     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_J5     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |
| PIN_M6     | NC               |          |            | NC                |  |  | NC             |  |  | Dedicated Transceiver | B2L |  | Dedicated Transceiver | B2L |  |

This option highlights the pin differences between the devices and how they will resolve during migration. Highlighting any line in the Pin Migration View will highlight the pin in the Package View so you can quickly cross-reference any non-migratable pin assignments visually. Looking at the Package View of the Pin Planner, you should see a number of pins marked as No-Connects (NC) with 'X'.

*For final confirmation of “migratability,” use I/O Assignment Analysis.*

- \_\_\_\_ 10. Close the Pin Migration View.
- \_\_\_\_ 11. From the Quartus Prime **Processing** menu, go to **Start** and select **Start I/O Assignment Analysis** or click  in the Pin Planner toolbar.

*I/O Assignment Analysis has confirmed that your current pin-out is valid for all possible target devices. If there was a failure, then you could simply look at the Package View, which now displays only “migratable” locations, to see where the conflicts exist. You could then choose a new pin location for the offending I/O.*

*You would now perform a full compilation of the completely constrained design. Once the compilation completes, you would be able to perform static timing analysis to verify all timing requirements are met and then program the FPGA device using the bitstream file generated by the Quartus Prime Assembler.*

### Exercise Summary

- Assigned pin locations using the Pin Planner
- Back-annotated pin locations from prior compilation
- Verified I/O placement and constraints using I/O assignment analysis
- Used the Pin Migration View to see the affect of device migration on an I/O assignment

## END OF EXERCISE 5

## Exercise 3

| Device Name                      |        | 5CGXFC5C6F27C7 |
|----------------------------------|--------|----------------|
| <b>Total Design</b>              |        |                |
| Logic utilization (in ALMs)      |        | 1              |
| Total registers                  |        | 16             |
| Total pins                       |        | 44             |
| Total block memory bits          |        | 512            |
| Total DSP Blocks                 |        | 1              |
| <b>mult sub-design</b>           |        |                |
| ALMs needed (mult)               |        | 0              |
| Combinational ALUTs (mult)       |        | 0              |
| Dedicated Logic Registers (mult) |        | 0              |
| Block memory bits (mult)         |        | 0              |
| DSP Blocks (mult)                |        | 1              |
| <b>ram sub-design</b>            |        |                |
| ALMs needed (ram)                |        | 0              |
| Combinational ALUTs (ram)        |        | 0              |
| Dedicated Logic Registers (ram)  |        | 0              |
| Block memory bits (ram)          |        | 512            |
| M10Ks (ram)                      |        | 1              |
| <b>Control Signals</b>           |        |                |
| Name                             | Fanout |                |
| <i>clk1</i>                      | 18     |                |
| <i>ram clock enable (wren)</i>   | 1      |                |

# Exercise 4



| Device Name                      |        | 5CGXFC5C6F27C7 |
|----------------------------------|--------|----------------|
| <b>Total Design</b>              |        |                |
| Logic utilization (in ALMs)      |        | 30             |
| Total registers                  |        | 68             |
| Total pins                       |        | 44             |
| Total block memory bits          |        | 512            |
| Total DSP Blocks                 |        | 0              |
| <b>mult sub-design</b>           |        |                |
| ALMs needed (mult)               |        | 29.5           |
| Combinational ALUTs (mult)       |        | 59             |
| Dedicated Logic Registers (mult) |        | 52             |
| Block memory bits (mult)         |        | 0              |
| DSP Blocks (mult)                |        | 0              |
| <b>ram sub-design</b>            |        |                |
| ALMs needed (ram)                |        | 0              |
| Combinational ALUTs (ram)        |        | 0              |
| Dedicated Logic Registers (ram)  |        | 0              |
| Block memory bits (ram)          |        | 512            |
| M10Ks                            |        | 1              |
| <b>Control Signals</b>           |        |                |
| Name                             | Fanout |                |
| <i>clk1</i>                      | 69     |                |
| <i>ram clock enable (wren)</i>   | 1      |                |