

## The software / hardware interface



## Abstraction levels of software (2)


Example	File extension
C = A+B;	.c
add x3,x1,x2	.asm
0000000 00010 00001 000 00011 0110011	.obj
(Format: funct7 rs2 rs1 funct3 rd Oncode	
Grouped result: 0 2 1 0 3 0x33)	
0000000 00010 00001 000 00011 0110011	.exe
, , , , ,	
	C = A+B;  add x3,x1,x2  0000000 00010 00001 000 00011 0110011  (Format: funct7 rs2 rs1 funct3 rd Opcode.  Grouped result: 0 2 1 0 3 0x33)

## Abstraction levels of hardware (1)



64-bit Arithmetic Logic Unit (ALU)

1-bit adder




<u>Execution, Stages and Throughput in Pipeline – javatpoint</u>

By Lambtron - Own work, CC BY-SA 4.0, <a href="https://commons.wikimedia.org/w/index.php?curid=36975996">https://commons.wikimedia.org/w/index.php?curid=36975996</a>

By en:User:Cburnett - Own work, CC BY-SA 3.0, <a href="https://commons.wikimedia.org/w/index.php?curid=1477628">https://commons.wikimedia.org/w/index.php?curid=1477628</a>

## Abstraction levels of hardware (2)



1-bit adder: By Inductiveload - Own work, Public Domain, <a href="https://commons.wikimedia.org/w/index.php?curid=1023334">https://commons.wikimedia.org/w/index.php?curid=1023334</a>

NAND\_gate: By JustinForce - Own work, CC BY-SA 3.0, <a href="https://commons.wikimedia.org/w/index.php?curid=2593317">https://commons.wikimedia.org/w/index.php?curid=2593317</a>

N-mosfet: By derivative work: Biezl (talk)MOSFET\_functioning.svg: Olivier Deleage and Peter Scott – MOSFET\_functioning.svg, CC BY-SA 3.0, <a href="https://commons.wikimedia.org/w/index.php?curid=4504996">https://commons.wikimedia.org/w/index.php?curid=4504996</a>

N-type silicon: Donor in Si lattice.png (208×209) (wikimedia.org)