


Kerala Notes



SYLLABUS | STUDY MATERIALS | TEXTBOOK

PDF | SOLVED QUESTION PAPERS



KTU STUDY MATERIALS

MICROPROCESSORS AND MICROCONTROLLERS

CST 307

Module 5

Related Link :

- KTU S5 STUDY MATERIALS
- KTU S5 NOTES
- KTU S5 SYLLABUS
- KTU S5 TEXTBOOK PDF
- KTU S5 PREVIOUS YEAR
SOLVED QUESTION PAPER

Microcontrollers are programmable devices which can access instructions, decode them and execute to perform particular tasks. They are also able to interface with other hardware devices.




Features of 8051 MC

- 8 bit CPU with reg A and B
- 16 bit Program Counter (P.C) and Data pointer (DPTR)
- 8 bit PSW
- 8 bit Stack pointer (SP)
- Internal ROM
- Internal RAM of 128 bytes.
 - Four register banks
 - 16 bytes, which addressed at bit level
 - .
- 32 I/O pins arranged as four 8 bit ports : P0-P3
- Two 16 bit timers/counters : T0 and T1
- Oscillator and clock circuit

Comparison: HP vs MC


HP's are also programmable but they connect to RAM, ROM, I/O ports etc. chip itself. For other reasons, they are commonly referred as general purpose HP. Using other types of HP; it is necessary to add RAM, ROM, I/O ports, timers externally to make functions. The addition of these components make the system more bulky and expensive.

A MC has a CPU, in addition to this fixed amount of RAM, ROM, I/O ports, timers all are embedded on single chip. i.e. a processor, and timer or a memory can't add external RAM, ROM, I/O ports or timer to it.



(a) General Purpose HP

CPU	RAM	ROM
I/O	Timers	Serial



Program counter and Data pointer.

- 8051 contains two 16 bit registers.
- PC and DPTR.
- Each is used to hold the address of a byte in memory.
- Programs instruction bytes are fetched from locations in memory that are addressed by the P.C.
- The P.C is the only register that does not have an internal address.

- ④ → D PTR Made up of two 8 bit registers
 • DPH
 • DPL

→ D PTR does not have a single internal address.

A and B CPU Registers.

- 8051 contains 34 general purpose or working register.
- Two of these, A and B hold results of many instructions, i.e. math and logical operations of CPU.
- The other 32 are arranged as a part of internal RAM in four banks, B0-B3 of eight registers.
- A (Accumulator) register is the most versatile.
- Used for many operations such as addition, subtraction, boolean operations.
- The reg B is used with A register for multiplications and divisions operations.
- A is also used for data transfer in 8051.

I/O Ports.

- There are total of 4 ports in I/O operation.
- The four ports are P0, P1, P2, P3 each use 8 pins, make the 8 bit port.
- When '0' is written to a port, it becomes an output port.
- To use as an input port '1' must be sent to the port.

Interrupt.

- A single MC can control several devices.
- One of the ways to do that is through interrupts.
- In interrupt method, if any device need its service, the device sends an interrupt signal.

- (12)
- On receiving this MC stops currruting executing programs and store them in stack.
 - Then it execute the interrupt service routine to handle the work of the other device.

Serial ports

- It serial communication is a slow process.
- It is used to transmit and receive simultaneously.
- Port 3 can be used as I/O port.
- 8th bit of port 3 used as serial I/P line RXD
- 9th bit of port 3 used as serial O/P line TXD.

Timers/Counters

- It has 2-16 bit timers/counters
- Each counter is used to count internal CLK clock pulses. otherwise count external pulses.

Flags and programs status word.

- Flags are 1 bit register provided to store the results of certain program instructions.
- 8081 has 4 math flags and three general purpose flags can be set to 1 or 0.
- Math Flags → C, AC, OV, P
- Programs status word is as shown below.

7	6	5	4	3	2	1	0
CY	AC	FO	RSI	RSO	V	-	P

CY — carry flag

AC — Auxiliary Carry Flag, Used for BCD addition.

FO → flags 0

RSI → Register bank select bit 1

RSO → " " " " 6

OV → overflow flag, used for arithmetic operations

- → Reserved for future use

P → parity flag.

RSI RSO

0 0 Bank 0

0 1 Bank 1


1 0 Bank 2

1 1 Bank 3

⑥ Memory organisation.

(i) Internal memory.

- A functioning computer must have memory for programs code bytes, memory from and RAM memory.
- Additional memory can be added externally using suitable circuits.
- 8081 has Harvard architecture.




- It uses same address, \Rightarrow different memory locations

(a) Internal RAM.

- Internal RAM is organised into 3 distinct areas.

1). 32 bytes from address 00 H to 1F H that make up 32 working registers organised as four banks of 8 registers each. The four ~~are~~ banks numbered as B0 to B3



and are made up of 8 registers named R0 to R7
 Bits R50 and R51 determine which bank of
 registers is currently used.

- 2) A bit addressable area of 16 bytes occupies RAM byte addresses 20H to 2FH forming a total 128 addressable bits. It is specified by it's address from 00H to 7FH.
- 3) A general purpose RAM area above the bit area, from 30H to 7FH, addressable as bytes.

(8)

2) Internal ROM.

- fast organised data memory and programs
- Code memory can be in two entirely different physical memory entities.
- It occupies code address space 0000H to 0FFFH
- PC occupies address 0000H to 1FFFFH
- If program address higher than 0FFFH, which exceed the internal ROM capacity, will cause the fast automatically fetch code bytes from external program memory.
- Code bytes also be fetched exclusively from an external memory, by connecting the External access pin (EA pin 31 of 8085)

The Stack and Stack pointer

- Stack refers to an area of internal RAM that is used to store data and retrieve data quickly

The first static pointer is used


by 8051 to hold an internal RAM address

This is called top of the stack.


→ Where data is placed in the stack, SP increments before storing data on the stack.

→ As data is retrieved from the stack, the byte is read from stack, SP decrements

→ Stack operations as shown below.



The pin diagram of 8051 microcontroller



- **Pins 1 to 8** – These pins are known as Port 1. This port doesn't serve any other functions. It is internally pulled up, bi-directional I/O port.
- **Pin 9** – It is a RESET pin, which is used to reset the microcontroller to its initial values.
- **Pins 10 to 17** – These pins are known as Port 3. This port serves some functions like interrupts, timer input, control signals, serial communication signals RxD and TxD, etc.
- **Pins 18 & 19** – These pins are used for interfacing an external crystal to get the system clock.
- **Pin 20** – This pin provides the power supply to the circuit.

- **Pins 21 to 28** – These pins are known as Port 2. It serves as I/O port. Higher order address bus signals are also multiplexed using this port.
- **Pin 29** – This is PSEN pin which stands for Program Store Enable. It is used to read a signal from the external program memory.
- **Pin 30** – This is EA pin which stands for External Access Input. It is used to enable/disable the external memory interfacing.
- **Pin 31** – This is ALE pin which stands for Address Latch Enable. It is used to demultiplex the address-data signal of port.
- **Pins 32 to 39** – These pins are known as Port 0. It serves as I/O port. Lower order address and data bus signals are multiplexed using this port.
- **Pin 40** – This pin is used to provide power supply to the circuit.

→ The way the data sources and destinations addresses are specified in the mnemonic that moves determines the addressing mode.

(1) Immediate addressing mode.

- The data source is immediately available as a part of the instruction itself.
- When 8051 executes an immediate data move, the P.C. is automatically incremented.
- The mnemonic for immediate data is pound sign (#)
- Three mnemonics can copy immediate numbers from the 8-bit and 16-bit registers R0-R7, A and DPTR.

MOV R_t, #n Copy the 8 bit number n into register R_t

MOV A, #n Copy the 8 bit number n into register A (Accumulator)

MOV DPTR, #n Copy the 16 bit number n into DPTR register.

Ex.

Mov R0, #00H

Put the immediate 8 bit number 00 H to reg. R0.

Mov R1, #01H

" 01H to Reg. R1

Mov A, #0AAH

Put the immediate 8 bit no. AA H to register A.

Mov DPTR, #1234H

(2) Register Addressing Mode.

→ Registers names may be used as part of the opcode mnemonic as source and destination data.

→ Registers A, DPTR and R0-R7 are used as part of mnemonic.

Registers to registers moves as follows.

Mov A, R8 . copying data from reg R8 to A

Mov R7, A " " " A to reg. R7

ect addressing mode.

- All 128 bytes of internal RAM and SFR may be addressed directly using the single-byte address assigned to each RAM location.

→ Internal RAM addresses uses add from 00H to FFH.

→ SFR addresses exist from 80H to FFH.

`Mov A, addr` copy data from direct address to reg. A

`Mov addr, A` copy data from reg. A to direct address

`Mov R8, addr`

`Mov addr, R8`

`Mov add, #n`

`Mov add1, add2`

copy data from direct address 1 to address 2.

Eg:
`Mov R0, #3AH`
`Mov 3AH, #2BH`

copy data from internal RAM location 3AH to R0.
 2BH data is stored in RAM location 3AH

MOV R0, 12 H

copy data from
RAM location 12 H to reg

(4) Indirect Addressing Mode.

- The indirect addressing mode uses a register to hold the actual address that will finally be used in the data move.
- Indirect addressing for MOV opcodes uses R0 or R1 registers often called as data pointers
- Used to hold the address of one of the RAM locations in RAM from address 00 H to FF H

MOV @RP, #n

copy the immediate data n to address in Rp

MOV @RP, addr

copy the contents of address to address in Rp

MOV @RP, A

copy the data in A to the address in Rp.

MOV A, @RP

MOV addr, @RP

Instruction set - 8051

- a) Data movement operations
- b) Arithmetic operations
- c) Logical operations.
- d) Jump and Call Instructions.

a) Data movement

- This is used to move data from source to destination.
 - 28 different mnemonics are used.
 - MOV is used for data transfers with 8051
 - The memory is divided into 4 physical parts:
 - 1) Internal RAM
 - 2) Internal SFR
 - 3) External RAM
 - 4) Internal and External RAM
 - The ~~five~~ different types of opcodes used for movement
1. MOV : MOV destination, source → Internal data move
 2. MOVX : MOVX destⁿ, source → External data move
 3. MOVC : MOVC destⁿ, source → ROM data move
 4. PUSH & POP
 5. XCH

→ Destination is mentioned first followed by source

Copied/moved to dest.

1. Internal Data move

MOV A, #n

copy/move 8 bit number n into Accumulator

MOV A, Rr

Copy data from register Rr to reg. A

MOV A, addr

copy data from direct address to reg.

MOV addr, A

MOV addr, #n

Copy data from direct address 0
direct address 1.

MOV @Rp, #n

copy data n to the address 0
Rp.

2) External Datamove

MOVX A, @Rp

copy contents of external address
in Rp to reg. A

MOVX A, @DPTR

copy contents of external address
in DPTR to reg. A.

MOVX @Rp, A

MOVX @DPTR, A

MOVX A, @RI

3) ROM data move

MOV C A, @A+DPTR

copy contents of ROM where
address is formed by adding
A and DPTR to A.

MOV C A, @A+PC

~~MOV~~

PUSH & POP

→ These are used to move data from register to stack and vice versa.

PUSH → Storing data to stack.

POP → Retrieving data from stack.

Mnemonic

PUSH addr

Operation

Inrement SP, copy data from address to internal RAM ~~where~~ address contain SP.

POP addr

Copy data from internal RAM address contained in SP to address; decremented SP

5) Data Exchange operations.

→ Data is mutually transferred b/w source and destination. All exchanges use reg. A.

Mnemonic

XCH A, R_x Exchange data b/w reg. R and A.

XCH A, addr Exchange data b/w address ad A.

b) Arithmetic operations

→ MC performs Mathematical operations also.

→ For that arithmetic operations are needed.

→ There are 24 opcodes grouped into following

INC destⁿ → Increment destⁿ by 1.

DEC destⁿ → Decrement destⁿ by 1.

ADD destⁿ, source → Add contents of source with destⁿ without carry.

ADD C destⁿ, source → " with carry

SUBB destⁿ, source → Sub with borrow, the source from destⁿ.

MUL AB → Multiplying contents of reg A with reg. B.

DIV AB → Divide contents of reg A by contents of reg B.

Quotient stored in A, remainder in reg B.

DAA → Decimal adjust accumulator
(BCD addition)

Increment and Decrement

INC A, Add 1 to reg A or accumulator.

INC R_r

INC add_r

INC @R_P

INC DPTR → Add 1 to the 16 bit DPTR

Mnemonic Operation

⑤ Hemant

3A -

1

39

MOV A, #3AH $\Rightarrow A = 3AH$

DEC A $\Rightarrow A = 39H$

MOV R0, #15H $\Rightarrow R0 = 15H$

MOV 15H, #12H \Rightarrow Internal RAM address ~~15H~~ $= 12$

INC @ R0 \Rightarrow Internal RAM address $15H = 13$

DEC 15H \Rightarrow Internal RAM address $15H = 12$

INC R0 $\Rightarrow R0 = 16H$

MOV 16H, A \Rightarrow Internal RAM address $16H = 39H$

INC @ R0 \Rightarrow Internal RAM address $16H = 3AH$

Addition

All addition is done with A register
as destination of result

ADD A, #n \rightarrow Add contents of A with number n and result is stored in A.

ADD A, R δ

ADD A, add δ

ADDC A, #n \rightarrow Add content of A with no. 'n' with carry, then sum is in A

ADDC A, add δ

ADDC A, R δ

Mov A, #1Bh

A = 1Bh.

Mov R5, #0Ah

R5 = 0Ah.

ADD A, R5

A = 25h, C=0,

Subtraction

Subtraction can be done by taking 2's complement of subtrahend and adding it to minuend.

SUBB A, #n → Subtract immediate no. If out
SUBB A, add1 c-flag from A, put result in
A.

SUBB A, R8.

SUBB A, @RP

Multiplication and Division

8 bit MUL and DIV can be performed by 8051. Reg A and B can be used. B is exclusively used for these operations. The two no's are stored in A and B. After operation result is stored in A and B.

Multiplication

A and B is used as source and destination. The ov flag will set if result is more than FFH.

MUL AB → Multiply A by B. put low byte in
A and high byte in B. (6)
Cnq comma b/w A and B).

Division

Reg A and B used as source and
destination. The number A is divided by B.
Quotient stored in A and remainder in B.

DIV AB → Divide b A by B. store quotient in
A and remainder B.

(a) Logical Group Instructions

→ To performs logical operations AND, OR, NOT etc.

Nemonic

AND → AND ie AND logical

OR → ORL

NOT → CPL

XOR → XRL


Eg.

ANL A, #n	→ And each bit of n with same bit of immediate no. n, Put result in A.
ANL A, add\$	
ORL A, #n	
CLR A	→ clear each bit of A.
CPL A	→ complement each bit of A.


Rotate and Swap

→ Reg. A can be rotated on bit positions →
 left or right with or without carry.

RLA \Rightarrow Rotate Accumulator left one bit position
 with out carry




RLCA \Rightarrow Rotate Accumulator left one bit position
 with carry.



RRA \Rightarrow Rotate acc. digit one bit position with
 out carry

RRCA \Rightarrow " with carry.

SWAP A \Rightarrow Interchange lower nibble &
 higher nibble of A



Mnemonic
Operation result
A 5
 1010 0101

(3)

Mov A, #0A5h

A = 1010 0101_b = A5h

RR A,

A = 1101 0010_b = D2h.

RR A

A = 0110 1001_b = 69h

RR A

A = 1011 0100_b = B4h.

RR A

A = 0101 1010_b = 5Ah.

SWAP A

A = 1010 0101 = A5h

d) Jump and Call Instructions

i) Conditional Jump

JZ \Rightarrow Jump if A=0

JNZ \Rightarrow Jump if A \neq 0

DJNZ \Rightarrow Decrement and Jump if reg \neq 0

e.g. DJNZ R2, loop.

CJNE A, data \Rightarrow Jump if A \neq data.

JC \Rightarrow Jump if CY=1

JNC \Rightarrow Jump if CY=0

JB \Rightarrow Jump if bit=1

FTNB \Rightarrow Jump if bit=0.

3) Unconditional

JMP @ A + DPTR \Rightarrow Jump to address formed by A + DPTR

NOP \Rightarrow Do nothing and go to next instruction.

3) Call Instructions

ACALL addr \rightarrow call subroutine located on same page (within 2K)

LCALL addr \rightarrow call subroutine located anywhere in pgs memory (within 64K)

