


Kerala Notes



SYLLABUS | STUDY MATERIALS | TEXTBOOK

PDF | SOLVED QUESTION PAPERS



KTU STUDY MATERIALS

LOGIC SYSTEM DESIGN

CST 203

Module 5

[Related Link :](#)

- KTU S3 STUDY MATERIALS
- KTU S3 NOTES
- KTU S3 SYLLABUS
- KTU S3 TEXTBOOK PDF
- KTU S3 PREVIOUS YEAR
SOLVED QUESTION PAPER

Introduction to Registers

- Flipflop is 1 bit memory cell
- To increase the storage we have to use group of flipflops. This group of flipflop is known as Registers
- The 'n' bit register consist of 'n' number of flipflop and is capable of storing 'n-bit' word


Classification of Registers

- Data can be entered in serial or parallel form

Flipflop 3 → Flipflop 2 → Flipflop 1 → Flipflop 0

→
serial

parallel




Depending upon Input and Output

- (i) SISO [serial input serial output]
- (ii) SIPO [serial input parallel output]
- (iii) PISO [parallel input serial output]
- (iv) PIPO [parallel input parallel output]


Depending upon Application

- (i) Shift Registers : • SISO, • SIPO, • PISO
- (ii) storage Registers : PIPO

Data Transfer in Registers




(a) serial-in, serial-out,
shift-right, shift Register



Initial state: 1 0 1 0
After shifting right: 0 1 0 1

serial
data
output




serial data
input

(b) serial-in, serial-out
shift left, shift Register

0 1 0 1 0
↙ ↙ ↙ ↘ ↘
1 0 1 0 1


serial
data
input



parallel data output




(c) serial-in, parallel out,
shift Register

parallel data output input




parallel data output

(d) parallel-in, parallel-out,
shift Register

serial data
output(e) parallel-in, serial out
shift register(f) serial-in, serial-out, shift-left,
shift-right, (bidirectional) shift
register

1 0 1 0
0 ↗ ↗ 0 ↗ 1


(g) rotate-right shift register



(h) rotate-left shift register

SISO Shift Register

- The shift register which allow serial input and produces serial output is known as serial in - serial out SISO shift register.
- This block diagram consist of D flipflop which are cascaded. That means, output of one D-flipflop is connected as the input of next D flipflop.
- All these flipflop are synchronous with each other since, the same clock signal is applied to each one.
- In this shift register, we can send the bits serially from input of left most D flip flop. Hence the input is also called as serial input.
- For every positive edge triggering of clock signal, the data shift from one stage to the next.
- So we can receive the bits serially from the output of right most D-flipflop. Hence this output is also called serial output.







* we will illustrate the entry of four bit binary number **1111** into the register, beginning with leftmost bit.

- Initially the register is cleared so,

$$Q_A Q_B Q_C Q_D = 0000$$

$$\begin{array}{cccc} 0 & 0 & 0 & 0 \\ \text{---} & 1 & 0 & 0 \end{array}$$






After
CP = 4


waveform of SISO

CLOCK	Q _a	Q _b	Q _c	Q _d
initial	0	0	0	0
1st CP	1	0	0	0
2nd CP	1	1	0	0
3rd CP	1	1	1	0
4th CP	1	1	1	1




SIPO Shift Register

- In this case the data are entered into the register serially but the output is taken parallel
- Once the data stored, Each bit appears on respective output line and all bits are available simultaneously



PISO Shift Register


- In this type, the bits are entered in parallel



$$\text{Shift/Load} = 1 \text{ [shift]}$$


$$\text{Shift/Load} = 0 \text{ [load]}$$

• consider shift/Load = 1 and 0



• It will store in shift flipflop

$$\Rightarrow \text{Shift/Load} = 1$$

 $G_1, G_2, G_3 ?$ G_4, G_5, G_6

Data Shift

 G_4, G_5, G_6 [Enable] G_1, G_2, G_3 [Disable]

• There will be data shifting


- There are 4 input lines for entering data in parallel
- Shift/Load is the control input which allow shift or loading data operation of the register
- When Shift/Load is low, the gates G_1, G_2, G_3 are enabled, allowing each input data bit to be applied to D input of respective flipflops.
- When Shift/Load is high the gates G_1, G_2, G_3 are disabled and G_4, G_5, G_6 are enabled. This allow data bits shift left from one stage to next.

→ The OR Gates at D input of flipflop allow either the parallel data entry operation or shift operation, depending on which AND gate are enabled by the level of shift / load input.

PIPO Register

End shift register because it is a storage register whereas others are shift registers.


- In PIPD, there is a simultaneous entry of all data bits and the bits appears on parallel output simultaneously.





Imp

Ring Counter

- Ring counter is a sequential logic circuit that is constructed using Shift Registers.
- Ring counter is cascaded connection of flipflops, in which o/p of last flipflop is connected to i/p of first flipflop.
- The o/p of first flipflop is connected to i/p of 2nd flipflop and so on.
- i.e. Q o/p of each stage is connected to D i/p of next stage and o/p of last stage is fed back to i/p of first stage.



Clock Pulse	QA	QB	QC	QD
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0


Timing DiagramState Diagram

- \overline{CLR} mark followed by \overline{PRE} mark
the o/p of first stage to '1' and
remaining o/p's are zero
- $QA = 1, QB = QC = QD = 0.$

1 0 0 0

IMP Johnson counter

- Johnson counter / Twisted Ring counter is a sequential logic circuit that is constructed using shift registers
- In a Johnson counter Q o/p of each stage of flipflop is connected to the D i/p of next stage
The single exception is the complement o/p of last flipflop is connected back to D-i/p of first flipflop




~~CIRCUIT~~ 9m
Truth table if pre is there then it
 clock pulse = 1


clock pulse	Q _A	Q _B	Q _C	Q _D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

complement to Q_A

Timing Diagram




state Diagram



Bidirectional shift Registers with parallel load


- Bidirectional shift Registers are the storage devices capable of shifting the data either right or left, depending on the mode selected.
- Here the parallel load capability is added to the shift registers, the data entered in parallel can be taken out serial fashion by shifting data stored in the register.



multiplied by 2


Bidirectional Shift Register with Parallel load

Parallel load




- AS shown in figure D input of each flipflop has 3 sources:
 - (i) output of left adjacent flipflop
 - (ii) output of right adjacent flipflop
 - (iii) parallel output
- Out of three sources, one source is selected at a time and it is done with help of decoders
- The decoders select lines (SL_1 & SL_2) select the one source out of three

<u>SL_1</u>	<u>SL_0</u>	<u>Selected source</u>
0	0	parallel input
0	1	output of Right Adjacent Flipflop
1	0	output of Left Adjacent flipflop
1	1	NOT used



- when selected line are 0, data from the parallel input is loaded into 4 bit register
- when select lines are 01, Data from within the register is shifted 1 bit left when
- when select lines are 10, data within the register is shifted 1 bit right


Q1. Design 5 Bit Johnson Counter




Truth table

CLOCK Pulse	Q _A	Q _B	Q _C	Q _D	Q _E
0	0	0	0	0	0
1	1	0	0	0	0
2	1	1	0	0	0
3	1	1	1	0	0
4	1	1	1	1	0
5	1	1	1	1	1
6	0	1	1	1	1
7	0	0	1	1	1
8	0	0	0	1	1
9	0	0	0	0	1
10	0	0	0	0	0


State Diagram



Timing Diagram



Q. Design 5 Bit Ring Counter




\overline{CLR}


State Truth Table

Clock pulse	Q_A	Q_B	Q_C	Q_D	Q_E
0	1	0	0	0	0
1	0	1	0	0	0
2	0	0	1	0	0
3	0	0	0	1	0
4	0	0	0	0	1
5	1	0	0	0	0

State Diagram



Timing diagrams



Programmable Logic Devices

(PLD)

- Programmable Logic Devices are used to implement logic functions
- The main Advantage of programmable logic devices approach is that PLD can be easily configurable by individual user for specific application

PLD's are classified as -

- * PROM : programmable Read only memory


IMP → PLA : programmable logic Array

- * PAL : programmable Array logic
 not in syllabus
- * FPGA : field programmable gate Array
 - * CPLD : complex programmable logic devices

Programmable logic Array

→ PLA is a programmable logic device that has both programmable AND array & programmable OR array. Hence, it is the most flexible PLD.

→ It consists of n inputs, output buffer, m outputs, m product terms, m sum terms, input and output buffers.



Output Enable


⇒ The product term constitutes group of m AND gates, and sum term constitute a group of m OR gate

⇒ fuses are inserted between all n inputs and their output complement values of each of the AND gate


Implementation Examples of

PLA

Eg:




3 product item




$$F_1 = AC + BC$$

$$F_2 = AC + A\bar{B}$$

2 sum items



59.



5 product term

D

 $\bar{A}BC$

D

 $A\bar{B}$

D

 $A\bar{C}$

D

 $\bar{A}\bar{B}\bar{C}$

D

 $B\bar{C}$



2 sum terms

$$f_1 = \bar{A}BC + A\bar{B} + A\bar{C}$$

$$f_2 = \bar{A}\bar{B}\bar{C} + BC$$

problems

IMP

Q

A combinational circuit is derived by the functionals:

$$F_1 = \Sigma m(3, 5, 7) \quad F_2 = \Sigma m(4, 5, 7)$$

Implement the circuit with PLA having 3 inputs 3 product terms and two outputs

A B C \rightarrow i/p

$F_1, F_2 \rightarrow$ o/p

Step 1: Simplify the Boolean Expression

$$F_1 = \Sigma m(3, 5, 7)$$

Kmap

0	1	3	2
4	5	7	6

$$F_2 = \Sigma m(4, 5, 7)$$

F_1

A	B	C	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}						
A						
			1			
				1		
					1	
						1

$$F_1 = AC + BC$$

F_2

A	B	C	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}						
A						
			1			
				1		
					1	
						1

$$F_2 = \bar{B} \quad F_2 = A\bar{B} + AC$$

Step 2: PLA program Table

$$F_2 = A\bar{B} + AC$$

we need only 3

A

B

Product Team	Inputs			Outputs	
	A	B	C	F ₁	F ₂
1. AC	1	—	1	1	1
2. BC	—	1	1	1	—
3. A \bar{B}	1	0	—	—	1

since \bar{B}

question given

Step 3 : Implementation

i/p Buffer
AND = 3
OR = 2

A \bar{A} B \bar{B} C \bar{C}




AC

BC

A \bar{B}

3 product team



$$F_1 = AC + BC$$

$$F_2 = A\bar{B} + AC$$

sum term



Q2 Draw a PLA circuit to implement the logic functions

$$F_1 = \bar{A}BC + AB\bar{C} + A\bar{C}$$


$$F_2 = \bar{A}\bar{B}\bar{C} + BC$$

Ans: Step 1: Simplify the boolean Expression

Step 2 : PLA program table

Product term	Inputs			outputs	
	A	B	C	F_1	F_2
1. $\bar{A}BC$	0	1	1	—	—
2. $A\bar{B}$	1	0	—	1	—
3. $A\bar{C}$	1	—	0	1	—
4. $\bar{A}\bar{B}\bar{C}$	0	0	0	—	—
5. BC	—	1	1	—	1


Step 3: Implementation



$$F_1 = \bar{A}BC + AB + AC$$

$$F_2 = \bar{A}\bar{B}\bar{C} + BC$$


sum
term



ROM (Read only memory)

- ROM → Read only memory
- The memory from which can only read but cannot write on it
- This type of memory is NON-Volatile
Non-volatile storage is a type of computer memory that can be ~~details~~ stored information even after power is removed
- The information is stored permanently in such memories during manufacture

Classification of ROM



PROM

- Programmable Read only memory
- PROM is read only memory that can be modified only once by a user
- It can be programmed only once it not erasable

EPROM

- Erasable and pageable Read only Memory
- EPROM and programmable Read only memory
- EPROM can be erased by exposing it to ultra-violet light for a duration of upto 40 minutes

→ EEPROM


- Electrically Erasable and programming Read only memory
- EEPROM is programmed and erased electrically
- It can be erased and reprogrammed about ten thousand times
- Both erasing and programming take about 4 to 10 ms

PROM [Programmable only memory]

Disadvantage: erasing not possible

- Read only memory Rom is a memory device, which store the binary information permanently
- That means, we can't change that stored information by any means later.
- If the Rom has programmable feature then it is called as Programmable ROM PROM
- The user have flexibility to program the binary information electrically once by using PROM programmers
- PROM has fixed AND & OR Array

Block Diagram



Example



1. Implement the Boolean Function

- $A(x, y, z) = \sum_m (5, 6, 7)$

- $B(x, y, z) = \sum_m (3, 5, 6, 7)$

Ans: It is a 3 variable (x, y, z)

\therefore we need a 3 to 8 decoder



- $A(x, y, z) = \sum_m (5, 6, 7)$

- $B(x, y, z) = \sum_m (3, 5, 6, 7) A$

PLA Previous Questions



KeralaNotes

1. Display the working of PLA with a block diagram and a simple example (sep 2020). (10 marks)
2. What is meant by PLA? Show the implementation of

$$F_1 = AB'C + AC + BC \quad (\text{Dec 2019})$$


$$F_2 = AC + BC + B'C \quad (\text{10 marks})$$
 using suitable PLA

Ans:


Product term	Inputs			Output	
	A	B	C	F_1	F_2
1. $AB'C$	1	0	1	1	—
2. AC	1	—	1	1	1
3. BC	—	1	1	1	1
4. $B'C$	—	0	1	—	1

Implementation

A \bar{A} B \bar{B} C \bar{C}



a product term



$$f_1 = A\bar{B}C + A\bar{C} + BC$$

$$f_2 = AC + BC + B'C$$

sum
term

$$f_1 \quad f_2$$

3. Implement the following function using 3-by-4-by-2 PLA
- (i) $F_1 = \Sigma (1, 4, 5, 6)$
- (ii) $F_2 = \Sigma (0, 2, 3, 4, 6, 7)$
- [May 2019
mark: 6]

Ans:

$3 \times 4 \times 2$
3 input, 4 AND, 2 OR


Simplify the Boolean Expression

		F_1				F_2			
		$\bar{B}C$	$\bar{B}C$	BC	BC	$\bar{B}C$	$\bar{B}C$	BC	BC
A	\bar{A}	1	1	0	0	1	1	1	1
	A	1	1	1	1	1	1	1	1

$$F_1 = \bar{B} + A\bar{C}$$

$$F_2 = \bar{C} + B$$


Product term	Inputs			Outputs	
	A	B	C	F_1	F_2
1. \bar{B}	-	0	-	1	-
2. $A\bar{C}$	1	-	0	1	-
3. \bar{C}	-	-	0	-	1
4. B	-	1	-	-	1



$$F_1 = \bar{B} + A\bar{C}$$

$$F_2 = \bar{C} + B$$

2 sum
team



$$F_1, F_2$$

4. A combinational circuit is required by the functions:

[December 2019
Mark: 10]

$$F_1(A, B, C) = \{ (3, 5, 6, 7) \}$$

$$F_2(A \oplus B) = \{ (0, 2, 4, 7) \}$$

^{ANSWER}
question wrong. Implement the circuit with a PLA having 3 inputs four product terms and 2 output

Ans:

^{ANSWER}
Simplify Boolean Expression

F_1

A	B	C	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A						
\bar{A}			1	1	1	
\bar{A}						

F_2

A	B	C	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A						
\bar{A}			1		1	
\bar{A}					1	
\bar{A}						1

$$F_1 = \bar{A}C + \bar{A}B + BC$$

$$F_2 = \bar{B}\bar{C} + \bar{A}\bar{B}C + ABC + A\bar{C}$$

product term

Inputs

outputs

A

B

C

F_1

F_2

1. $\bar{A}C$

0

-


1

1

-

2. $\bar{A}B$ 3. $B\bar{C}$ 4. $\bar{B}\bar{C}$ 5. $\bar{A}B\bar{C}$ 6. $A\bar{C}$

0	1	—	1	—
—	1	1	—	—
—	0	0	—	—
0	1	1	—	—
1	—	0	—	—

A \bar{A} B \bar{B} C \bar{C} 

$$f_1 = \bar{A}C + \bar{A}B + BC$$

$$f_2 = \bar{B}C + \bar{A}BC + A\bar{C}$$



5. Find the minimum size of PLA required to implement the following function? Here implement the following function using PLA

[December 2010]

10 marks

$$f_1(A, B, C) = \sum m(0, 2, 4, 7)$$

$$f_2(A, B, C) = \sum m(3, 5, 6, 7)$$

Ans:

f_1

	B^c	\bar{B}^c	\bar{B}^c	BC	$B\bar{C}$
A	1				1
B		1			
C					



f_2

	B^c	\bar{B}^c	\bar{B}^c	BC	$B\bar{C}$
A	1				1
\bar{A}		1		1	1
C					1

$$f_1 = \bar{B}\bar{C} + A\bar{C} + \bar{A}B\bar{C} \quad f_2 = \bar{A}C + \bar{A}B + BC$$

Product term	Input	Output	f_1	f_2	
	A	B	C		
1. $\bar{B}\bar{C}$	0	0	0	1	—
2. AC	—	1	0	1	—
3. $\bar{A}B\bar{C}$	0	1	1	1	—
4. $\bar{A}C$	0	—	1	—	1
5. $\bar{A}B$	0	1	—	—	—
6. BC	—	1	1	—	1

A A' B B' C C'



$$f_1 = \bar{B}\bar{C} + A\bar{C} + \bar{A}B'C$$

$$f_2 = \bar{A}C + \bar{A}B + BC$$





6. Describe the working of Pooyammal logic array (PLA) with a block diagram and a simple example

[July 2017
mark: 6]

7. Implement the following Boolean function using a $3 \times 4 \times 2$ PLA

$$F_1 = \Sigma (0, 1, 3, 4)$$

$$F_2 = \Sigma (1, 2, 3, 4, 5)$$



$$F_1 = \bar{B}\bar{C} + \cancel{A\bar{B}C} + A\bar{C}$$

$$F_2 = \bar{A}\bar{B} + \cancel{\bar{A}C} + AC + AB$$


11(A + 2AB + BC + AB) = 7

11(A + 2AB + BC) = 7

Product term

Input output

	A	B	C	F_1	F_2
1. $\bar{B} \bar{C}$	—	0	0	1	—
2. AC	1	—	1	1	1
3. $\bar{A} \bar{B}$	0	0	—	—	1
4. AB	1	1	—	—	1



$$F_1 = \bar{B} \bar{C} + A C$$

$$F_2 = \bar{A} \bar{B} + A C + A B$$



Arithmetic Algorithms

- Addition and subtraction of binary numbers in signed magnitude and 2's complement representation
- Addition and subtraction of BCD numbers
- Addition and subtraction of floating point numbers


Addition & subtraction of
Signed magnitude numbers

Representation of positive and negative number representation

- (i) Signed magnitude representation
- (ii) Signed 1's complement representation
- (iii) Signed 2's complement representation

Eg: Represent +9 & -9 in 7 bit binary numbers

$$\underline{+9} \Rightarrow 1001 \rightarrow 7 \text{ bit} \rightarrow \boxed{0}001001$$



$$+9 \Rightarrow 0001001$$

-9: 3 ways

(i) signed magnitude: 1001001

(ii) signed - 1's complement: 1110110

1 replace others
ie 1 → 0
0 → 1

fixed [it represents
-ve symbol]

(iii) signed - 2's complement:

$$1's \text{ comp} + 1 \Rightarrow 2's \text{ comp}$$

$$\begin{array}{r} 1110110 \\ + 1 \\ \hline 1110111 \end{array} \Rightarrow \underline{\underline{1110111}}$$

Eg: Represent +18 & -18 in 7 bit binary numbers

$$\begin{array}{r}
 & 18 & 0 \\
 2 | & 9 & 1 \\
 2 | & 4 & 0 \\
 2 | & 2 & 0 \\
 \hline
 & 1 &
 \end{array}$$

b) 18 binary \rightarrow

$$\begin{array}{r}
 +18 \Rightarrow 0010010 \\
 \downarrow \\
 \text{+ve}
 \end{array}$$

$$-18 \Rightarrow$$

(i) signed magnitude \Rightarrow 1010010

(ii) Signed 1's complement \Rightarrow 1101101

Replacing others
 $0 \rightarrow 1$
 $1 \rightarrow 0$

(iii) signed 2's complement \Rightarrow

1's + 1

$$\begin{array}{r}
 101101 + 1 \\
 \hline
 1101110
 \end{array}
 \Rightarrow 1101110$$

Addition & Subtraction of
signed magnitude form

Operation	Add magnitudes	when $A > B$	when $A < B$	when $A = B$
$(+A) + (+B)$	$+ (A+B)$			
$(+A) + (-B)$		$+ (A-B)$	$-(B-A)$	$+(A-B)$
$(-A) + (+B)$			$-(A-B)$	$+(B-A)$
$(-A) + (-B)$	$- (A+B)$			
$(+A) - (+B)$			$+ (A-B)$	$-(B-A)$
$(+A) - (-B)$	$+ (A+B)$			
$(-A) - (+B)$				
$(-A) - (+B)$	$- (A+B)$			
$(-A) - (-B)$		$-(A-B)$	$+(B-A)$	$+(A-B)$

ubst


- symbol of A
1. $A > B \quad A \rightarrow + \quad + (A+B)$
 2. $B < A \quad B \rightarrow - \quad - (B-A)$
 3. $A = B \quad + 0 \quad \text{symbol of } B$
 4. $(+A) - (+B)$
 $+ (A-B)$
 $\pm (B-A)$
 $\pm (A-B)$
- symbol of A
1. $(-A) + (+B)$
 $\pm (A-B)$
 2. $B < A \quad + (B-A)$
 $- (B-A)$
 3. $A = B \quad + (A-B) = \pm 0$
 $\pm (A-B) = \pm 0$
 4. $(-A) - (-B)$
 $- (A-B)$
 $- (B-A)$
 $\pm (A-B)$

addition

- symbol of B
1. $(+A) + (+B) = + (A+B)$
 2. $(-A) + (-B) = - (A+B)$
 3. $(+A) - (-B)$
 $+ (A+B)$
 4. $(-A) - (-B)$
 $- (A+B)$

$A \rightarrow \bar{A} \rightarrow A+1$ [A's comp]
C' S [

A's complement use



Description

- A_S Sign of A
- B_S Sign of B
- A_{S&A} Accumulator
- AVF overflow bit for A+B
- E Output carry for parallel adder

XOR

0	0	0
---	---	---

If two sign (+ or -) are equal output = 0

0	1	1
---	---	---

If two signs are different output = 1

1	1	0
---	---	---

Floating Point Representation

\pm Exponent

\pm Mantissa \times Base

Eg: 6.00000000005

$$= 5 \times 10^{-10}$$

E.g.: 5 0 0 0 0 . 0 0 0 0 0

$$= 5 \times 10^{10}$$

Normalisation Rules

- the integer part should be zero

$$c_1, c_2 \dots c_n \times B^{\pm E}$$

Then $d_1 > 0$, and all $d_i \geq 0$

Eg: 1.23×10^3 X integer is not zero

$$0.0123 \times 10^5 \text{ } x$$

$$0.123 \times 10^4$$

54

Floating Point Algorithm

Floating point Numbers

1. compare magnitude of two exponent and make suitable alignment to the numbers with smaller magnitude of exponent
2. perform addition or subtraction
3. perform normalization by shifting resultant mantissa and adjusting the resultant exponent

Example:

Add 1.1100×2^4 and 1.1000×2^2

1. Alignment

$$1.1000 \times 2^2 \rightarrow 0.1100 \times 2^4$$

$$1.1000 \times 2^2 \rightarrow 0.0110 \times 2^4$$

2. Addition

$$\begin{array}{r} 0.1100 \times 2^4 \\ + 0.0110 \times 2^4 \\ \hline 10.0010 \times 2^4 \end{array}$$

3. Normalisation

$$= \overline{10.0010} \times 2^4$$

$$= 0.\overline{1000} \times 2^4$$

deleting in question need 6 bits

$$0.\overline{1000} \times 2^4$$

we need only 4 bits

$$0.\overline{1000} \times 2^4$$


Algorithm for floating point

Addition & subtraction

During addition or subtraction the two floating-point operands are Ac and Br. The sum or difference is formed in the Ac. The algorithm can be divided into four consecutive parts:

1. check for zeros
2. Align the mantissas
3. Add or subtract the mantissas
4. Normalize the result

Add or Subtract



Addition and subtraction

with signed 2's complement data

Eg: Represent +9 and -9 in
7 bit-binary number

$$+9 \Rightarrow 1001 \Rightarrow 7 \text{ bit} - \begin{array}{c} 0001001 \\ \text{+ve} \end{array}$$

These ways to represent -9:

In signed-magnitude: 1001001

In signed-1's complement: 1110110

In signed-2's complement: 1110111


The Register Configuration

→ we name A Register Ac (Accumulator)
and B Register BR

→ the leftmost bit Ac and BR represents
the sign bit of the number

→ the sign bit added or subtracted
with together with other bits in
complementors and parallel adder

→ The overflow flipflop V is set to 1 if there is overflow. The output carry in this case is discarded.




The Addition and subtraction Algorithm

Algorithm

- The sum is obtained by adding the content of AC and BR.
- The overflow bit V is set to 1 if the exclusive OR of the last two carries is 1, and it is cleared to 0 otherwise.
- The subtraction operation is accomplished by adding the content of AC with the complement of BR.

→ An overflow must be checked in this operation because two numbers added could have the same sign



BCD Adder

Binary coded decimal

- Digital system handle decimal number in form of BCD
- BCD adder is a circuit adds two BCD digits and produce a sum digit also in BCD

Truth table

$$\begin{array}{r} G \\ \times T \\ \hline 7 \\ \hline 13 \end{array}$$

BCD \downarrow

0001 0011

consider

output 0-9

as 0

10-16 as ,

S_3	S_2	S_1	S_0	y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

$S_3 S_2$	$S_1 S_0$	$S_1 \bar{S}_0$	$\bar{S}_1 S_0$	$\bar{S}_1 \bar{S}_0$
$\bar{S}_3 \bar{S}_2$	00	0	0	0
$\bar{S}_3 S_2$	01	0	0	0
$S_3 S_2$	11	1 1	1 1	1 1
$S_3 \bar{S}_2$	10	0 0	1	1

$$Y = S_3 S_2 +$$

$$S_3 S_1$$

$$Y = S_3 S_2 + S_3 S_1$$

To implement BCD Adder:

1. 4-Bit Binary Adder for initial addition
2. Logic circuit to detect sum greater than 9
3. one more 4 bit adder to add 0110
in the sum is greater than 9 or
carry is,

Sum > 9


Sum < 9, carry = 1

It will be invalid

To make it valid add 0110 (6)

Block diagram of BCD Adder:






Carry Look Ahead Adder

→ one method of speeding up the process by eliminating intermediate stage carry delay called carry look ahead adder/ fast adder

→ Consider CIC+

$$S = A \oplus B \oplus C$$

$$C = AB + AC + BC$$



$$S_i = P_i \oplus C_i$$

$$\textcircled{2} \quad C_{i+1} = G_i + P_i C_i$$

$G_i \rightarrow$ carry generate

$P_i \rightarrow$ carry propagate

$$\text{Ex: } C_2 = C_1 + P_1 C_1$$

$$C_3 = C_2 + P_2 C_2$$

$$= C_2 + P_2 (C_1 + P_1 C_1)$$

$$= C_2 + P_2 C_1 + P_2 P_1 C_1$$

$$C_4 = C_3 + P_3 C_3$$


$$= C_3 + P_3 (C_2 + P_2 C_2)$$

$$= C_3 + P_3 C_2 + P_3 P_2 C_2$$

Logic Diagram

4 bit parallel added with look

ahead carry generator



Representation of Signed

Sign magnitude form

1's complement form

2's complement form

if signed bit is zero, +ve

if signed bit is 1, -ve

0	1	0	1	0	0	1
---	---	---	---	---	---	---

1	1	0	1	0	0	1
---	---	---	---	---	---	---

+ve

-ve

Representation using 1's & 2's complement

+ve = Sign magnitude same for 1's & 2's

-ve = convert to 1's & 2's

- Representation of +51 and -51 in 1's and 2's complement method

ans: $51 = 110011$

signed magnitude

$$+ve = 0 \ 110011 = +51$$

$$-ve = 1 \ 110011 = -51$$

i's complement

$$+51 = 0\ 0011\ 00 \quad +51 \text{ i's complement}$$

$$-51 = 1\ 0011\ 00 \quad -51 \text{ i's complement}$$

2's complement

$$+51 = 0\ 0011\ 00, \text{ or} \quad -51 = 1\ 0011\ 01$$

$$\hline$$

$$0\ 0011\ 01$$

2. Each of the following numbers is signed binary number. Determine decimal value of following cases
- Signed magnitude form
 - i's complement form
 - 2's complement form

(a) 0 1101 0 1101
 Decimal = +13 +ve so is sds same
 Signed = +13

i's comp = +13

2's comp = +13

(b) 0 1011
 Decimal = +23

Signed = +23

2's comp = +23

(c) 10111 - • -ve

$$\text{Decimal} = 7 \quad 7 = 0111$$

$$\text{Signed} = -7$$

$$\text{1's compl} = 10111$$

$$= 11000 = -8$$

$$\text{2's comp} = 11001 = -9$$

(d) 1101010 -ve

$$\text{Decimal} = 42$$

$$\text{Signed} = -42$$

$$\text{1's compl} = 1101010$$

$$= 1010101 = -21$$

$$\text{2's comp} = 1010101 +$$

$$\underline{010110}$$

$$\begin{array}{r} 42 \\ 2 \longdiv{42} \\ \underline{2} \\ 22 \\ \underline{2} \\ 20 \\ \underline{2} \\ 18 \\ \underline{2} \\ 6 \\ \underline{2} \\ 4 \\ \underline{2} \\ 2 \\ \underline{2} \\ 0 \end{array}$$

$$1010110 = -22$$

3. Express -45 in 8 bit 2's complement form

$$45 = 101101 = 00101101$$

$$-45 = 110101 = \boxed{110}$$

8 bit

$$\begin{array}{r} 45 \\ 2 \longdiv{45} \\ \underline{2} \\ 22 \\ \underline{2} \\ 20 \\ \underline{2} \\ 18 \\ \underline{2} \\ 6 \\ \underline{2} \\ 4 \\ \underline{2} \\ 2 \\ \underline{2} \\ 0 \end{array}$$

$$+45 = 00101101$$

$$-45 = \boxed{1\ 0101101}$$

$$1'S = 11010010$$

$$2'S = 11010011$$

4. Express -73.75 in 12 bit 2's complement form

$$+73.75 = 0.75 \times 2 = 1.5$$

$$\begin{array}{r} 0 + 001001.1100 \\ \hline +ve \end{array} \quad \begin{array}{r} 0.5 \times 2 = 1.0 \\ 0.0 \times 2 = 0.0 \\ 0.0 \times 2 = 0.0 \end{array}$$

$$\begin{array}{r} 2 | 73 \\ 2 | 36 \\ 2 | 18 \\ 2 | 9 \\ 2 | 4 \\ 2 | 2 \\ 2 | 1 \end{array}$$

$$-73.75$$

$$= 11001001.1100$$

$$1'S = 10110110.0011$$

$$2'S = 10110110.0011 + \underline{1\ 0110110.0100} = 10110110.0100$$

2's Complement Arithmetic

1. Add 2's complement of the subtrahend to a minuend
2. If carry, ignore carry
3. If MSB = 0 result +ve and tally binary form
4. If MSB = 1 result -ve and in 2's comp form
Take its 2's comp to find magnitude in binary

1. Add $-75 + 26$ using 8 bit 2's Arithmetic

$$+75 = 01001011$$

$$-75 = 11001011 \xrightarrow{2's} 10110100$$

$$+26 = 00011010$$

2	75	①
2	37	②
2	18	③
2	9	④
2	4	⑤
2	2	⑥
2	1	⑦

$$\begin{array}{r} 00011010 \\ 11001011 \\ \hline 11100101 \end{array}$$

$$\begin{array}{r} 00011010 \\ 01001011 \\ \hline 00110010 \end{array}$$

$$\begin{array}{r} +26 \\ -75 \\ \hline 49 \end{array}$$

$$\begin{array}{r} 00011010 \\ 10110100 \\ \hline 11001110 \end{array} \text{ (No carry)}$$

No carry msB=1 so take 2's comp

$$\Rightarrow 00110001 = 49$$

magnitude = -49

2. Add -45.75 to $+87.5$ using 12 bit 2's complement Arithmetic

$$+ 45.75 = 101101.1100$$

$$00101101.1100$$

$$0.5 \times 2 = 1.0$$

$$0.0 \times 2 = 0.0$$

$$0.0 \times 2 = 0.0$$

$$-45.75 = 1's \text{ comp}$$

$$\textcircled{1} = 11010010.0111_2$$

$$2's = \overline{11010010.0100}_2$$

$$87.5 = 1010111.1000$$

$$0.5 \times 2 = 1.00$$

$$0.0 \times 2 = 0.00$$

$$0.0 \times 2 = 0.00$$

$$0.0 \times 2 = 0.0$$

$$\textcircled{1} \quad \overline{00101001.1100}$$

neglect carry $\frac{+ 41.75}{\text{Ans}}$

Floating point Number

$$\pm M \times B^E \quad \pm \text{mantissa} \times \text{Base}$$

$$(i) 9 \times 10^8 \quad \text{Mantissa} = 9$$

$$\text{Base} = 10$$

$$(ii) 110 \times 2^7 \quad \text{Exponent} = 8$$

$$4364.784 \times 10^7$$

$$(iii) 4364.784 \times 10^{-3} \quad M = 4364784$$

$$= 4364784 \times 10^{-3} \quad \text{Base} = 10$$

$$\text{exp} = -3.$$

Floating point Representation



KeralaNotes

- (i) Single precision format (32 bit)



mantissa
sign exponent

- (ii)

- Double precision format (64 bit)



Mantissa
sign exponent

Steps

1. convert decimal to Binary
2. Normalize the number
3. Apply single and double precision equations

Single precision $(1.N)_2 \times 2^{E-127}$

Double precision $(1.N)_2 \times 2^{E-1023}$

1. Represent $(1259.125)_{10}$ in single and double precision format

$$\textcircled{1} \quad (10011101011 \cdot 001)_2$$

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

\textcircled{2} Normalize

~~0.10011101011~~

$$1.001110101001 \times 10_2^{+10}$$

\textcircled{3} Single precision $(1.N)_2^{E-127}$

$$E-127 = 10$$

$$E=127 - E = 137$$

convert 137 → Binary = $(10001001)_2$

=	1	10001001	0011101011001000000000000
---	---	----------	---------------------------

Sign exponent

Mantissa

Double precision $(1.N)_2^{E-1023}$

$$E-1023 = 10$$

$$E=1023 \rightarrow \text{Binary} = 1000000010001$$

	10000001001	0011101011001000.....00
--	-------------	-------------------------

Sign

Exponent

Mantissa

fixed point Representation

- Have fixed number of bit for Integers part and for Fractional part

Eg: 1111. FFFF
 Minimum = 0.00
 Maximum = 9999. 9999

unsigned
fixed point

Integer	Fraction
---------	----------

signed fixed po

sign	Integer	Fraction
------	---------	----------

Q Assume number is using 32-bit format which reserve 1 bit for the sign, 15 bit for integer part and 16 bits for the fractional part then -43.625 is represented as follows

1	00000000101011	1010000000000000
---	----------------	------------------

Sign Integer part Fractional part
bit 15 bit 16 bit

$$43 = 101011$$

$$0.625 \times 2 = 1.25$$

$$0.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1.0$$

$$0.0 \times 2 = 0.0$$