

REF Schematic for RK3568

Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit-----Default
Option:LPDDR4/4x 1X32bit(200ball)
Option:DDR3 4x16bit
Option:DDR3 4x16bit+2x16bit ECC
Option:DDR4 2x16bit+1x16bit ECC
Option:LPDDR3 1x32bit(178ball)
Option:DDR4 4x16bit
- 3) ROM: eMMC-----Default
Option:Nand Flash
Option:SPI Flash
- 4) Support:1 x Micro SD Card3.0
- 5) Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default
Option:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6) Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7) Support:4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8) Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)
Option:1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9) Support:1 x HDMI2.0 TX
- 10) Support:1 x LCM MIPI DSI TX0 -----Default
Option:1 x LCM MIPI DSI TX1
Option:1 x LCM LVDS TX
Option:1 x LCM Dual MIPI DSI TX
Option:1 x LCM eDP TX
- 11) Support:1 x VGA OUT -----Default
- 12) Support:1 x 4Lanes Camera MIPI CSI RX -----Default
Option:2 x 2Lanes Camera MIPI CSI RX
Option:1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13) Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default
Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14) Support:1 x 10/100/1000M Ethernet(RGMII1 M1) -----Default
Option:1 x 10/100/1000M Ethernet(RGMII0) or 1 x 10/100M Ethernet(RMII0)
Option:1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet(QSGMII) or 1 x 10/100/1000 Ethernet(SGMII)
- 15) Support:1 x Headphone output -----Default
- 16) Support:1 x ECM MIC + 1 x Speaker out -----Default
Option:4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
Option:4 x MEMS MIC + 2 x Speaker out + Loopback
- 17) Support:1 x IR Receiver -----Default
- 18) Support:Array Key (MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 19) Support:3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20) Support:Debug UART and ARM JTAG

Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.

For more informations about the second source,please refer to our AVL.




Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_PC_SCH		
File:	01.Index and Notes		
Date:	Wednesday, June 08, 2022	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	2	of	72


Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	
V1.1	2021-06-11	Zhangdz	1:Change content Please Refer to: RK3568_AIoT_REF_SCH_V11_20210611_Modify_Notes	


RK3568 Ref Block Diagram(Default configuration)



Default Power Diagram



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DD84+3.3V,DD84+1.8V)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

→ For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.


If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes

- [1]: When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally (for example, it cannot be started normally) or IO will be damaged.
- [2]: When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]: When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed


Default UART Map

RK3568




GMAC0/1 Path Map

Rockchip Confidential



Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO
When selecting, only M0 or M1 or M2 can be selected
eg:Not supported UART1_TX_M0 and UART1_RX_M1 combination




It is suitable for other interfaces

Default I2C Map

Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected
eg:
Not supported I2C1_SCL_M0 and I2C1_SDA_M1 combination


RK3568




Rockchip Confidential

Project: RK3568_AIoT_PC_SCH		Rockchip Electronics Co., Ltd	
File: 08.I2C Bus Map			
Date: Wednesday, June 08, 2022	Rev: V1.1		
Designed by: Zhangdz	Reviewed by: Default	Sheet: 9	of 72


MULTI_PHY0/1/2 Path Map




VOP Path Map



USB3.0 OTG0




USB3.0 HOST1




PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIe30_REFCLK (RC/EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERStn PCIe30X2_BUTONRStn	RC or EP
Option2	PCIe3.0 x1Lane + PCIe3.0 x1Lane	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERStn PCIe30X2_BUTONRStn PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERStn PCIe30X1_BUTONRStn	Only RC Only RC

PCIe3.0 REFCLK-RC Mode




PCIe3.0 REFCLK-EP Mode




PCIe2.1 PHY

MULTI_PHY2	PCIe2.1 x1Lane	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERStn PCIe20_BUTONRStn	Only RC
------------	----------------	---------------------------	------------------------	---	---------


PCIe2.1 REFCLK-RC Mode



RK3568_ABCDE (Power&Gnd)




Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	10.RK3568_Power/GND		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 11 of 72

RK3568_F (DDR PHY)


LPDDR4/4x DQ



RK3568_G (OSC/PLL/PMUIO1/2)

Note:



Adjusted the load capacitance according to the crystal specification.



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential



Default: 24MHz

PMUIO1 Domain

Operating Voltage=3.3V Only

TSADC_SHUT_M0	REFCLK_OUT	GPIO0_A0_d
TSADC_SHUT_M1	REFCLK_OUT	GPIO0_A1_d
TSADC_SHUT_M2	REFCLK_OUT	GPIO0_A2_d
TSADC_SHUT_M3	REFCLK_OUT	GPIO0_A3_d
SDMMC0_DET	SATA_CP_DET	GPIO0_A4_d
SDMMC0_PWREN	SATA_MP_SWITCH	GPIO0_A5_d
GPU_PWREN	SATA_CP_POD	GPIO0_A6_d
FLASH_VOL_SEL	GPIO0_A7_d	

PMUIO2 Domain

Operating Voltage=1.8V/3.3V

CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B0_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B1_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B2_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B3_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B4_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B5_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B6_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_B7_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C0_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C1_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C2_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C3_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C4_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C5_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C6_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_C7_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_D0_d
CLK32K_IN	CLK32K_OUT0	PCIE30X2_BUTTONRSTn	GPIO0_D1_d

PMUIO1/2/OSC Domain Logic Power

Operating Voltage=0.9V

Note:

If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.

The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!

If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	12.RK3568_OSC/PLL/PMUIO		
Date:	Wed, Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	13 of 72

RK3568_I (VCCIO2 Domain)

U1000I

VCCIO2 Domain


Operating Voltage=1.8V/3.3V



Default is determined by Pin
FLASH_VOL_SEL/GPIO0 A7 u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V

RK3568
SOC_RK3568

VCCIO2



Note:

"FLASH_VOL_SEL" status and
VCCIO_FLASH power supply voltage must match
otherwise the IO function of VCCIO2 will be abnormally
or
the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.


RK3568_J (VCCIO3 Domain)

Default SDMMC0 & JTAG

U1000J


VCCIO3 Domain

Operating Voltage=1.8V/3.3V



RK3568
SOC_RK3568

VCCIO3



Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package

Note:


If VCCIO3 domain power voltage is adjusted,
the software DTS configuration must be
updated synchronously,
otherwise the IO may be damaged!

If the VCCIO3 hardware has been modified to
1.8V power supply, and the corresponding
DTS must be modified to 1.8V configuration,
otherwise the IO function of VCCIO3
will be abnormally.

The VCCIO3 hardware has been modified to
3.3V power supply, if the software DTS
configuration is still 1.8V configuration,
the IO of VCCIO3 will be damaged!

If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID

RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential

QSGMII can choose:
QSGMII_TXP_M0/QSGMII_TXN_M0
QSGMII_RXP_M0/QSGMII_RXN_M0
or
QSGMII_TXP_M1/QSGMII_TXN_M1
QSGMII_RXP_M1/QSGMII_RXN_M1


SGMII can choose:
SGMII_TXP_M0/SGMII_TXN_M0
SGMII_RXP_M0/SGMII_RXN_M0
or
SGMII_TXP_M1/SGMII_TXN_M1
SGMII_RXP_M1/SGMII_RXN_M1


See "07. UART Map/GMAC0/1 Path Map"
GMAC0/1 Path Map

RK3568_V (USB2.0 HOST)




RK3568_W (PCIE3.0 x2)




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	14.RK3568_USB/PCIE/SATA_PHY		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	15 of 72		


RK3568_K (VCCIO4 Domain)



RK3568_N (VCCIO7 Domain)



RK3568_O (SARADC/OTP)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

[illegible]


Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0_25M	----->	PHYx_OSC	ETHx_REFCLK0_25M	----->	PHYx_OSC
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT123 (option)	GMACx_MCLKINOUT	<-----	PHYx_TXC
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMBE	GPIO	<-----	PHYx_INT/PMBE


[illegible]

Attention to the voltage matching


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
 Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_Q(HDMI2.0 TX)



Rockchip 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_PC_SCH		
File:	17.RK3568_VO Interface_1		
Date:	Wednesday, June 08, 2022	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	18	of	72

RK3568_L (VCCIO5 Domain)

U1000L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERStn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d

LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
----------	--------------------	---------------	---------------	----------------	--------------

LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERStn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	


LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d

LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERStn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d

PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

VCCIO5_1
VCCIO5_2

If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID



Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Default

Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_PC_SCH		
File:	18.RK3568_VO Interface_2		
Date:	Wednesday, June 08, 2022	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	19	of	72

RK3568_H (VCCIO1 Domain)


U1000H

VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	/ I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568
SOC_RK3568



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!


Rockchip Confidential

Rockchip		Rockchip Electronics Co., Ltd	
Project:		RK3568_AIoT_PC_SCH	
File:		19.RK3568_Audio Interface	
Date:	Wednesday, June 08, 2022	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		20 of 72	


12V/3A DCIN

Note:



With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




VCC3V3_SYS



VCC5V0_SYS



VCC5V0_USB




EXT_EN




Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_PC_SCH		
File:	20.Power_DC IN		
Date:	Wednesday, June 08, 2022	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	21	of	72


Rockchip Confidential




PMIC RK809 DCDC




PMIC RK809 LDO




PMIC RK809 Managerment



PMIC RK809 CODEC




Note:
If RK809-5 codec is not used,
then Pin 14,15,16,17,19,40 Tie VSS
Pin 18,36,37,38,35,39,41,34,32,43,42
Leave floating



RTC IC --Option

Note:


The power off hold time scheme is required,
It is recommended to use external RTC IC
But, it will not support the timing poweron function



Flash Power Manage




	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

Note:
According to the actual choice of mounted
Cannot be mounted at the same time





Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.





Default
USB3.0 OTG0
And SATA0 Option

Note:
The ESD of USB3.0 signal cannot be change at will
If it needs to be change,
the same specification must be selected.
Cj<=0.4pF




Default
USB3.0 HOST1
And SATA1 Option


Note:
The ESD of USB3.0 signal cannot be change at will
If it needs to be change,
the same specification must be selected.
Cj<=0.4pF




USB2.0 HOST1
Option






USB2.0 HOST2



USB2.0 HOST3
And 4G module
Option




eMMC Flash



Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

Rockchip Confidential



Rockchip

瑞芯微电子

Rockchip Electronics Co., Ltd

Project:

RK3568_AIoT_PC_SCH

File:

40.Flash-eMMC Flash

Date:

Wednesday, June 08, 2022

Rev:

V1.1

Designed by:

Zhangdz



Reviewed by:


Default

Sheet:








33 of 72

MicroSD Card




<div><div><div>Rockchip Electronics Co., Ltd</div></div></div>			
Project:	RK3568_AIoT_PC_SCH		
File:	42.Flash-MicroSD Card		
Date:	Wednesday, June 08, 2022	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	35	of	72

HDMI2.0 TX



Rockchip Confidential



Rockchip
瑞芯微电子



Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_PC_SCH		
File:	50.VO-HDMI2.0 TX		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	41 of 72		

Single- MIPI1 LCM

>>MIPI_DSI_TX1_D0P
 >>MIPI_DSI_TX1_D0N
 >>MIPI_DSI_TX1_D1P
 >>MIPI_DSI_TX1_D1N
 >>MIPI_DSI_TX1_D2P
 >>MIPI_DSI_TX1_D2N
 >>MIPI_DSI_TX1_D3P
 >>MIPI_DSI_TX1_D3N
 >>MIPI_DSI_TX1_CLKP
 >>MIPI_DSI_TX1_CLKN
 >>LCD1_BL_PWM5










BACK LIGHT




 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	52.VO-LCM_MIPI_DSI_TX0/TX1		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	42 of 72

Single-LVDS LCM

>>> MIPI_DSI_TX0_D0P/LVDS_TX0_D0P
 >>> MIPI_DSI_TX0_D0N/LVDS_TX0_D0N
 >>> MIPI_DSI_TX0_D1P/LVDS_TX0_D1P
 >>> MIPI_DSI_TX0_D1N/LVDS_TX0_D1N
 >>> MIPI_DSI_TX0_D2P/LVDS_TX0_D2P
 >>> MIPI_DSI_TX0_D2N/LVDS_TX0_D2N
 >>> MIPI_DSI_TX0_D3P/LVDS_TX0_D3P
 >>> MIPI_DSI_TX0_D3N/LVDS_TX0_D3N
 >>> MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP
 >>> MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN
 >>> LCD0_BL_PWM4
 >>> BL_EN_GPIO3_B0
 >>> STANDBY 6






 Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH
File:	54.VO-LCM_LVDS TX
Date:	Wednesday, June 08, 2022
Designed by:	Zhangtz
Reviewed by:	Default
Rev:	V1.1
Sheet:	44 of 72


—<<EDP_HPDIN_M1

—<<EDP_BL_PWM1_M0

—>>EDP_BL_EN






Rockchip Confidential

 <div> <div>Rockchip Electronics Co., Ltd</div> <div>瑞芯微电子</div> </div>			
Project:	RK3568_AIoT_PC_SCH		
File:	56.VO-LCM_eDP TX		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default Sheet: 45 of 72


Touch Panel connector

>>>I2C1_SCL_TP
<<<I2C1_SDA_TP
>>>TP_INT_L_GPIO0_B5
>>>TP_RST_L_GPIO0_B6





 瑞芯微电子		Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_PC_SCH				
File:	58.TP Connector_COF				
Date:	Wednesday, June 08, 2022			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	46 of 72



SDIO WIFI/BT MODULE



RTIC_32KOUT











50 Ohm RF trace



Note:
The maximum peak current is 600mA
Close to WIFI module




If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID




Using RTL8189ETV/FTV modules, please notice
WIFI_REG_ON is on pin12 or pin34, choose according to the actual condition.

Note:
Yes: option circuit be mounted
No: option circuit not be mounted

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	60.WIFI/BT-SDMMC1_1T1R + UART		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	48 of 72		

Headphone Jack(4-pole with DET & MIC) Option




Layout note:
Place 0ohm resistor close to GND pin of Headphone Jack ,
at layout,HP_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.

Pin layout diagram showing connections for GND, HPR_OUT, HP_SNS, HPL_OUT, and GND.


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	70.Audio-Headphone Port		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	55 of 72


MIC1_INP
MIC1_INN

Default MIC for 3-pole Headphone Jack




Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH		
File:	71.Audio-SingleMic+RK809_SPK		
Date:	Wednesday, June 08, 2022		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 56 of 72



SATA3.0 Port2


And PCIe2.0 option



NOTES:
1:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.
2:10nF close to connector

SATA Power


The current is estimated according to the actual number of SATA
High power switching separate power supply is recommended for more than 2



Rockchip Confidential

UART2_RX_M0_DEBUG
UART2_TX_M0_DEBUG

Debug UART2



Key Array

《SARADC_VIN0_KEY/RECOVERY

《SARADC_VIN4
《SARADC_VIN5
《SARADC_VIN6
《SARADC_VIN7

《RESETn


》RK809_PWRON

Note:


If there is no Key requirement,
It is suggested to reserve a
SW9200 Key to facilitate the
development debug

RECOVERY Key function:

If SARADC_VIN0=0V
at after power on and reset,
then system will
enter into loader mode.





PowerOn/OFF_Key




SARADC

Voltage range:0v-1.8V






Working LED


IR
Receiver

BOM ID

HW	ID
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100




SARADC_VIN1	Up Resistance	Down Resistance
HW ID0	10K	DNP
HW ID1	10K	110K
HW ID2	20K	100K
HW ID3	33K	100K
HW ID4	18K	36K
HW ID5	36K	51K
HW ID6	51K	51K
HW ID7	51K	36K
HW ID8	36K	18K
HW ID9	100K	33K
HW ID10	100K	20K
HW ID11	110K	10K
HW ID12	DNP	10K




SARADC_VIN3	Up Resistance	Down Resistance
BOM ID0	10K	DNP
BOM ID1	10K	110K
BOM ID2	20K	100K
BOM ID3	33K	100K
BOM ID4	18K	36K
BOM ID5	36K	51K
BOM ID6	51K	51K
BOM ID7	51K	36K
BOM ID8	36K	18K
BOM ID9	100K	33K
BOM ID10	100K	20K
BOM ID11	110K	10K
BOM ID12	DNP	10K

>>>UART4_RX_M1
 >>>UART4_TX_M1
 >>>UART3_TX_M1
 >>>UART3_RX_M1
 >>>RS485_DIR_GPIO3_B5
 >>>UART9_TX_M1
 >>>UART9_RX_M1
 >>>I2S3_MCLK_M1
 >>>I2S3_SCLK_M1
 >>>I2S3_LRCK_M1
 >>>I2S3_SDO_M1
 >>>I2S3_SDI_M1
 >>>SPDIF_TX_M1


UART4_M1



I2S3_M1




UART7_M1 To RS485




UART9_M1-Option

If no MicroSD Card function:










CAN0_M1-Option


If no MicroSD Card function:



Rockchip Confidential

 Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_PC_SCH
File:	95.UART/RS485/I2S3/SPDIF
Date:	Wednesday, June 08, 2022
Designed by:	Zhangdz
Reviewed by:	Default
Rev:	V1.1
Sheet:	71 of 72



<div><div><div>Rockchip Electronics Co., Ltd</div></div></div>				
Project:	RK3568_AIoT_PC_SCH			
File:	99.Mark/Hole/Heatsink			
Date:	Wednesday, June 08, 2022		Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 72 of 72