Intel x86 Assembler Instruction Set Opcode Table

ADD Eb Gb 00	ADD Ev Gv 01	ADD Gb Eb 02	GV EV 03	ADD AL lb 04	ADD eAX Iv 05	PUSH ES 06	POP ES 07	OR Eb Gb 08	OR Ev Gv 09	OR Gb Eb <i>OA</i>	OR Gv Ev OB	OR AL Ib OC	OR eAX Iv OD	PUSH CS 0E	TWOBYT E 0F
ADC Eb Gb 10	ADC Ev Gv 11	ADC Gb Eb 12	GV EV 13	ADC AL lb 14	ADC eAX Iv 15	PUSH SS 16	POP SS 17	SBB Eb Gb 18	SBB Ev Gv 19	SBB Gb Eb 1A	SBB Gv Ev 1B	SBB AL lb 1C	SBB eAX Iv 1D	PUSH DS 1E	POP DS 1F
AND Eb Gb 20	AND Ev Gv 21	AND Gb Eb 22	GV EV 23	AND AL lb 24	AND eAX Iv 25	ES : 26	DAA 27	SUB Eb Gb 28	SUB Ev Gv 29	SUB Gb Eb 2A	SUB Gv Ev 2B	SUB AL lb 2C	SUB eAX Iv 2D	CS : 2E	DAS 2F
XOR Eb Gb 30	XOR Ev Gv 31	XOR Gb Eb 32	XOR Gv Ev 33	XOR AL lb 34	XOR eAX Iv 35	SS :	AAA 37	CMP Eb Gb 38	CMP Ev Gv 39	CMP Gb Eb 3A	CMP Gv Ev 3B	CMP AL lb 3C	CMP eAX Iv 3D	DS:	AAS 3F
eAX 40	eCX 41	eDX 42	eBX 43	eSP 44	eBP	eSI 46	eDI 47	eAX 48	eCX 49	eDX 4A	eBX 4B	eSP 4C	DEC eBP 4D	DEC eSI 4E	DEC eDI 4F
PUSH eAX 50	PUSH eCX 51	PUSH eDX 52	PUS H eBX 53	PUSH eSP 54	PUSH eBP 55	PUSH eSI 56	PUSH eDI 57	POP eAX 58	POP eCX 59	POP eDX 5A	POP eBX 5B	POP eSP 5C	POP eBP 5D	POP eSI 5E	POP eDI 5F
PUSHA	POPA 61	BOUN D Gv Ma 62	ARP L Ew Gw 63	FS : 64	GS :	OPSIZ E:	ADSIZ E:	PUSH IV 68	IMUL Gv Ev Iv 69	PUSH lb 6A	IMUL Gv Ev Ib 6B	INSB Yb DX 6C	INSW Yz DX 6D	OUTSB DX Xb 6E	OUTSW DX Xv 6F
JO Jb <i>70</i>	JNO Jb 71	JB Jb 72	JNB Jb 73	JZ Jb <i>74</i>	JNZ Jb <i>7</i> 5	JBE Jb <i>76</i>	JA Jb <i>77</i>	JS Jb 78	JNS Jb 79	JP Jb <i>7A</i>	JNP Jb 7B	JL Jb 7C	JNL Jb 7D	JLE Jb 7E	JNLE Jb 7F
ADD Eb lb	ADD Ev Iv	SUB Eb lb	SUB Ev Ib	TEST Eb Gb	TEST Ev Gv	XCHG Eb Gb	XCHG Ev Gv	MOV Eb Gb	MOV Ev Gv	MOV Gb Eb	MOV	MOV Ew Sw	LEA Gv M	MOV Sw Ew	POP Ev

80	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F
NOP 90	XCHG eAX eCX 91	XCHG eAX eDX 92	CH G eAX eBX 93	XCHG eAX eSP 94	XCHG eAX eBP 95	XCHG eAX eSI 96	XCHG eAX eDI 97	CBW 98	CWD 99	CALL Ap 9A	WAIT 9B	PUSH F Fv 9C	POPF Fv 9D	SAHF 9E	LAHF 9F
MOV AL Ob A0	MOV eAX Ov A1	MOV Ob AL A2	MOV Ov eAX A3	MOVS B Xb Yb A4	MOVS W Xv Yv A5	CMPSB Xb Yb A6	CMPS W Xv Yv A7	TEST AL lb A8	TEST eAX lv A9	STOS B Yb AL AA	STOS W Yv eAX AB	LODS B AL Xb AC	LODS W eAX Xv AD	SCASB AL Yb AE	SCASW eAX Yv AF
MOV AL Ib BO	MOV CL lb B1	MOV DL lb B2	MOV BL lb B3	MOV AH Ib B4	MOV CH lb B5	MOV DH Ib B6	MOV BH lb <i>B7</i>	MOV eAX Iv B8	MOV eCX Iv B9	MOV eDX Iv BA	MOV eBX Iv BB	MOV eSP Iv BC	MOV eBP Iv BD	MOV eSI Iv BE	MOV eDI Iv <i>BF</i>
#2 Eb lb <i>C0</i>	#2 Ev Ib <i>C1</i>	RETN Iw C2	RET N	LES Gv Mp <i>C4</i>	LDS Gv Mp C5	MOV Eb lb C6	MOV Ev Iv C7	ENTE R Iw Ib C8	LEAV E C9	RETF Iw CA	RETF CB	INT3	INT Ib CD	INTO CE	IRET CF
# 2 Eb 1 <i>D0</i>	#2 Ev 1 <i>D1</i>	#2 Eb CL <i>D</i> 2	#2 Ev CL D3	AAM Ib D4	AAD lb D5	SALC D6	XLAT D7	ESC 0 <i>D</i> 8	ESC 1 D9	ESC 2 DA	ESC 3 DB	ESC 4 DC	ESC 5 DD	ESC 6 DE	ESC 7 DF
LOOPN Z Jb E0	LOOP Z Jb E1	LOOP Jb E2	JCXZ Jb <i>E</i> 3	IN AL Ib E4	IN eAX lb E5	OUT Ib AL E6	OUT Ib eAX E7	CALL Jz E8	JMP Jz E9	JMP Ap <i>EA</i>	JMP Jb <i>EB</i>	IN AL DX EC	eAX DX ED	OUT DX AL EE	OUT DX eAX <i>EF</i>
LOCK:	INT1 <i>F1</i>	REPN E: F2	REP : <i>F</i> 3	HLT F4	CMC F5	# 3 Eb <i>F</i> 6	#3 Ev <i>F7</i>	CLC F8	STC <i>F</i> 9	CLI FA	STI FB	CLD FC	STD FD	#4 INC/DE C FE	#5 INC/DEC FF

Legend
HAS MOD R/M
LENGTH = 1
OTHER

80x86 Instruction Format

Prefix

INSTRUCTION PREFIX	ADDRESS SIZE PREFIX	OPERAND SIZE PREFIX	SEGMENT OVERRIDE					
0 OR 1	0 OR 1	0 OR 1	0 OR 1					
NUMBER OF BYTES								

Required

OPCODE	MOD R/M	SIB	DISPLACEMENT	IMMEDIATE					
1 OR 2	0 OR 1	0 OR 1	0,1,2 OR 4	0,1,2 OR 4					
NUMBER OF BYTES									

MOD R/M BYTE

7 6	5	4	3	2	1	0
MOD	REC	G/OPC0	ODE		R/M	

SIB BYTE

7 6	5	4	3	2	1	0
SCALE		INDEX			BASE	

MOD R/M 16

	0	1	2	3	4	5	6	7
0	[BX+SI]	[BX+DI]	[BP+SI]	[BP+DI]	[SI]	[DI]	[lw]	[BX]
	+1	+1	+1	+1	+1	+1	+3	+1
1	[BX+SI+Ib]	[BX+DI+Ib]	[BP+SI+Ib]	[BP+DI+lb]	[SI+Ib]	[DI+lb]	[BP+lb]	[BX+lb]
	+2	+2	+2	+2	+2	+2	+2	+2
2	[BX+SI+Iw]	[BX+DI+Iw]	[BP+SI+Iw]	[BP+DI+Iw]	[SI+Iw]	[DI+Iw]	[BP+lw]	[BX+Iw]
	+3	+3	+3	+3	+3	+3	+3	+3
3	AX	CX	DX	BX	SP	BP	SI	DI
	+1	+1	+1	+1	+1	+1	+1	+1

MOD R/M 32

	0	1	2	3	4	5	6	7
0	[eAX]	[eCX]	[eDX]	[eBX]	[SIB]	[lv]	[eSI]	[eDI]
	+1	+1	+1	+1	+2	+5	+1	+1
ľ	+2	[eCX+lb] +2	+2	+2	+2	+2	+2	+2
2	[eAX+Iv]	[eCX+Iv]	[eDX+Iv]	[eBX+lv]	[SIB+Iv]	[eBP+lv]	[eSI+lv]	[eDI+Iv]
	+5	+5	+5	+5	+5	+5	+5	+5
3	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
	+1	+1	+1	+1	+1	+1	+1	+1

REGISTERS

	0	1	2	3	4	5	6	7
Reg 8	AL	CL	DL	BL	АН	СН	DH	ВН
Reg 16	AX	CX	DX	ВХ	SP	BP	SI	DI
Reg 32	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
Segments	DS	ES	FS	GS	SS	CS	IP	