

24. x86 Instruction Prefix Bytes

- x86 [instruction](#) can have up to 4 prefixes.
- Each prefix adjusts interpretation of the opcode:

String manipulation instruction prefixes (prefixes provided EXPLICITLY by the programmer !)

F3h = **REP, REPE**

F2h = **REPNE**

where

- **REP** repeats instruction the number of times specified by *iteration count* **ECX**.
 - **REPE** and **REPNE** prefixes allow to terminate loop on the value of **ZF** CPU flag.
- 0xF3 is called REP when used with MOVSB/LODSB/STOSB/INSB/OUTSB (instructions which don't affect flags)
0xF3 is called REPE or REPZ when used with CMPSB/SCASB
0xF2 is called REPNE or REPNZ when used with CMPSB/SCASB, and is not documented for other instructions.
Intel's insn reference manual REP entry only documents F3 REP for MOVSB, not the F2 prefix.

Related string manipulation instructions are:

- **MOVSB**, move string
- **STOSB**, store string
- **SCASB**, scan string
- **CMPSB**, compare string, etc.

See also string manipulation sample program: [rep_movsb.asm](#)

Segment override prefix causes memory access to use *specified segment* instead of *default segment* designated for instruction operand. (provided **EXPLICITLY** by the programmer).

2Eh = **CS**
36h = **SS**
3Eh = **DS**

26h = **ES**
64h = **FS**
65h = **GS**

Operand override, 66h. Changes size of **data expected by default mode of the instruction** e.g. 16-bit to 32-bit and vice versa.

Address override, 67h. Changes size of **address expected by the default mode of the instruction**. 32-bit address could switch to 16-bit and vice versa.

These two last prefix types appear as a result of some particular ways of using the instructions (examples below), which will cause the generation of these prefixes by the assembler in the internal format of the instruction. These prefixes are NOT provided **EXPLICITLY** by the programmer by keywords or reserved words of the assembly language.

Instruction prefix - **REP** MOVSB

Segment override prefix - **ES** xlat or mov ax, [**cs**:ebx]
(ES:EBX)

mov ax, **DS**: [ebx] – implicit prefix

mov ax, [**cs**:ebx] – explicit prefix given by the programmer

Operand size prefix –

Bits 32 - default mode of the below code

.....

cbw ; 66:98 - because rez is on 16 bits (AX)

cwd ; 66:99 - because rez is composed by 2 reg on 16 bits (DX:AX)

cwde ; 98 - because we follow the default mode on 32 bits –
rez in EAX

push ax ; 66:50 – because a 16 bits value is loaded onto the stack, the
stack being organized on 32 bits

push eax ; 50 - ok – consistent usage with default mode

mov ax, a ; 66:B8 0010 – because rez is on 16 bits

Address size prefix – 0x67

Bits 32

mov eax, [bx] ; 67:8B07 - because DS:[BX] is 16 bits addressing

Bits 16

mov BX, [EAX] ; 67:8B18 – because DS:[EAX] is 32 bits addressing

Bits 16

push dword[ebx] ; 66:67:FF33 – Here the default mode is Bits 16;
because the addressing [EBX] is on 32 bits 67 will be generated and
because a push is made to a DWORD operand instead of one on 16 bits
66 will be generated as a prefix

67:8B07 mov eax, [bx] ; Offset_16_bits = [BX|BP] + [SI|DI] + [const]

Bits 16 - default mode of the below code

.....

cbw ; 98 - ok, because result is on 16 bits (AX)

cwd ; 99 - ok, because result is composed by a combination of 2
registers on 16 bits (DX:AX)

cwde ; 66:98 - because here the 16 bits default mode is not followed
– result in EAX