

NeuronMM: High-Performance Matrix Multiplication for LLM Inference on AWS Trainium

Dinghong Song

University of California, Merced
USA
dsong15@ucmerced.edu

Jierui Xu

University of Wisconsin, Madison
USA
xjr2423@gmail.com

Weichu Yang

University of Wisconsin, Madison
USA
wyang338@wisc.edu

Pengfei Su

University of California, Merced
USA
psu9@ucmerced.edu

Dong Li

University of California, Merced
USA
dli35@ucmerced.edu

Abstract

AI accelerators, customized to AI workloads, provide cost-effective and high-performance solutions for training and inference. Trainium, an AI accelerator recently developed by Amazon Web Services (AWS), provides an attractive option for LLM training and inference through its heterogeneous architecture. However, leveraging Trainium architecture for high performance can be challenging because of its systolic array architecture and special requirement on data layout. In this paper, we design high-performance matrix multiplication (matmul), a critical compute kernel, for LLM inference on Trainium. We introduce a series of techniques customized to Trainium based on kernel fusion and novel caching strategies to reduce data movement across the software-managed memory hierarchy, maximize SRAM bandwidth, and avoid expensive matrix transpose. Evaluating with nine datasets and four recent LLMs, we show that our system largely outperforms the state-of-the-art matmul implemented by AWS on Trainium: at the level of matmul kernel, it achieves an average $1.35\times$ speedup (up to $2.22\times$), which translates to an average $1.66\times$ speedup (up to $2.49\times$) for end-to-end LLM inference. Our code is released at <https://github.com/dinghongsong/NeuronMM>

1 Introduction

Large Language Models (LLMs) have achieved remarkable success across a wide range of text-based tasks [33, 56]. Yet, the steady growth in their parameter counts and architectural complexity makes deployment increasingly prohibitive, particularly in resource-constrained environments. These challenges have driven extensive research into model compression [1, 10, 14, 15, 20, 31, 45, 60] and efficient hardware design [7, 28, 30, 34, 46, 46–48, 61].

AI accelerators [12, 19, 29], customized to AI workloads, provide cost-effective and high-performance solutions for training and inference. Trainium is an AI accelerator recently developed by Amazon Web Services (AWS). It has been reported that Trainium can deliver 30–40% lower cost while providing performance comparable to GPU-based EC2

instances [2]. Each Trainium2 device (the most advanced Trainium) integrates two NeuronCores, each delivering up to 95 TFLOPS of FP16/BF16 compute capability, comparable to NVIDIA A100 GPUs at roughly 60% of the cost. Such a cost-effective advantage makes Trainium an attractive platform for LLM training and inference [18, 22]. Furthermore, Trainium, as a typical systolic-array architecture, features a programmable memory hierarchy (including two types of on-chip SRAMs and off-chip HBM). It also provides a rich set of specialized compute engines tailored for various AI operators. Such hardware heterogeneity gives programmers a lot of flexibility to explore for better performance.

However, leveraging Trainium architecture for high performance can be challenging. *First*, as a systolic array architecture, Trainium must repeatedly go through a load-compute-store cycle to accommodate the small capacity of its on-chip SRAM. This design causes frequent data movement across the memory hierarchy, whose overhead can often be larger than the computation time spent in various compute engines in Trainium. In addition, allocating too much data to the on-chip SRAM can lead to implicit “memory spill” to HBM, which stalls the compute engines. On the other hand, underutilizing the on-chip SRAM wastes its high memory bandwidth and lowers the overall system throughput. *Second*, the programmer must carefully align a tensor’s logical shape with Trainium’s physical memory layout. Misalignment often requires tensor transposes, which incur costly data transfers between HBM and on-chip SRAM.

In this paper, we design high-performance matrix multiplication (matmul), a dominating compute kernel in LLM, for LLM inference on Trainium. We call our system, *NeuronMM*. Building high-performance matmul for LLM inference on Trainium, we face the challenges discussed above. To reduce data movement overhead, we apply Singular Value Decomposition (SVD) to the weight matrices in LLM. By factoring a large weight matrix into two but retaining the top singular values and their corresponding singular vectors, we obtain a low-rank approximation to the original weight matrix but with smaller matrix size, hence leading to reductions of data movement. To make the application of SVD aligned with the

capacity of on-chip SRAM in Trainium and maximize SRAM utilization, we employ a three-level hierarchical data layout (i.e., tile, block, and strip) and introduce a block-wise SVD.

After applying SVD to the weight matrix W ($W \approx UV$), the large matmul in LLM (XW , where X is input embedding) is transformed to XUV , a sequence of two matmuls. Naively implementing it on Trainium suffers from the overhead of the data movement and data layout transpose. In particular, materializing the intermediate result (the output of the first matmul in the sequence) causes data reloading from HBM because of small SRAM capacity and the necessity of storing the output of the first matmul in HBM. To avoid this problem, we can fuse the two matmuls in the sequence without the materialization of the intermediate result; this approach recomputes the blocks of the intermediate result when needed without storing them in HBM. However, it brings a new I/O overhead of loading source blocks of X and U to compute each block of the intermediate result, which outweighs the benefit of recomputation. Furthermore, the transpose must happen between the two matmuls in the sequence, leading to extra overhead.

To address the above problem, NeuronMM introduces a new kernel fusion method for Trainium, named *TrainiumFusion*. It is featured with three major techniques. First, TrainiumFusion introduces an SRAM-capacity-aware caching strategy to eliminate recomputation penalty. This strategy caches multiple rows of the intermediate matrix on the SRAM based on its capacity, and carefully reuses it when generating the output blocks with the corresponding column strips in the source blocks. This method avoids recomputation and frequent data movement. Second, TrainiumFusion reduces matrix transpose by leveraging the matrix-identify property without impacting the result correctness. Third, TrainiumFusion computes the matmul sequence by blocks in combination with its caching strategy and DMA-assisted result accumulation in SRAM. We further develop performance modeling to quantify the relationship between the block size and arithmetic intensity (or peak SRAM usage), allowing the programmer to maximize utilization of compute engines while respecting the memory constraint.

We summarize the major contributions as follows.

- We build a high-performance matmul, NeuronMM, for LLM inference on Trainium. NeuronMM is open-sourced and adds a key milestone to the Trainium eco-system.
- We introduce a series of techniques customized to Trainium to reduce data movement across the software-managed memory hierarchy, maximize the utilization of SRAM and compute engines, and avoid expensive matrix transpose.
- Evaluating with nine datasets and four recent LLMs, we show that NeuronMM largely outperform the state-of-the-art matmul implemented by AWS on Trainium:

at the level of matmul kernel, NeuronMM achieves an average $1.35\times$ speedup (up to $2.22\times$), which translates to an average $1.66\times$ speedup (up to $2.49\times$) for end-to-end LLM inference.

2 Background

2.1 SVD for Weight Compression

SVD is a well-established technique for approximating high-dimensional matrices with low-rank representations [13]. Given a weight matrix W , SVD factorizes it into three matrices: U , Σ , and V , such that $W = U\Sigma V^\top$. By retaining only the top- k singular values in Σ and their corresponding singular vectors in U and V , one obtains a low-rank approximation $W \approx U_k \Sigma_k V_k^\top$. This approximation preserves the most informative components of W while substantially reducing the number of parameters to represent W . As a result, SVD is particularly well-suited for compressing the large weight matrices in the linear layers of LLMs, where parameter reduction directly improves efficiency with tolerable accuracy loss.

Applying SVD involves two steps: matrix factorization and fine-tuning. We perform SVD offline on invariant weight matrices, and the resulting low-rank factors are used during inference for efficient matmuls. This design specifically targets LLM inference, where weights remain fixed and compression directly improves performance. In contrast, LLM training continuously updates weights, making SVD-based factorization impractical. Hence, NeuronMM is optimized specifically for inference.

2.2 AWS Trainium

AWS Trainium is a custom silicon chip designed to accelerate deep learning workloads. It adopts a systolic array-based architecture with rich hardware heterogeneity. Each Trainium chip integrates two NeuronCores. Each NeuronCore functions as an independent heterogeneous compute unit composed of a rich set of specialized engines designed for different operations, such as tensor engine, scalar engine, vector engine, and GPSIMD engine. In addition, Trainium includes DMA engines that can transfer data between HBM and on-chip SRAM in Trainium. Those engines operate in parallel, enabling Trainium to efficiently support diverse deep learning tasks [6]. In addition, we particularly focus on the tensor engine for matmul in the following discussion.

We use Neuron Kernel Interface (NKI) [3], a bare-metal language and compiler for directly programming NeuronDevices available on AWS Trainium, in our study.

Tensor engine. It accelerates matmuls by reading input tiles from SBUF (an on-chip SRAM on Trainium) and writing output tiles to PSUM (another on-chip SRAM on Trainium). The tensor engine is organized as a 128×128 systolic array of processing elements, defining a partition dimension ($P = 128$), where each partition maps to a memory partition




Figure 1. NeuronCore memory hierarchy on Trainium with bandwidth and memory size.

in SBUF or PSUM. To fully exploit parallelism across the 128 processing units, the contraction dimension of a matmul must align with the partition dimension, allowing each partition to process a distinct tile of data concurrently.

Each tile-level matmul involves two input matrices, named as the stationary (left-hand side) matrix and moving (right-hand side) matrix (using AWS terms). The tensor engine loads the stationary matrix into its internal storage and streams the moving matrix across it. Due to the hardware’s systolic array design, the stationary matrix must be consumed in a transposed layout [6]. For clarity, we denote the low-level instruction `nki.isa.nc_matmul` [5] as `NKIMatmul`, which carries out this tile-level operation. Thus, computing the product of AB is formulated as `NKIMatmul(stationary = A^T , moving = B)`. The stationary matrix, which remains fixed during the computation, is transposed so that its rows align with the columns of the moving matrix, ensuring both input tiles share the same first dimension which corresponds to the partition dimension in SBUF.

Memory heterogeneity. A NeuronCore is associated with three types of memory (Figure 1): 16 GB off-chip High Bandwidth Memory (HBM), 24 MB on-chip State Buffer (SBUF), and 2 MB on-chip Partial Sum Buffer (PSUM). SBUF serves as the primary on-chip data buffer while PSUM serves as the dedicated accumulation buffer for the tensor engine. Both SBUF and PSUM are two-dimensional, each consisting of 128 partitions. Computation proceeds by loading data from HBM into SBUF, where the data is accessible by all engines. Once the computation is completed, the final results are written back to HBM. This explicit programming-model shifts responsibility to software: efficient tiling and placement are essential to exploit on-chip locality. Inefficient management instead leads to excessive HBM traffic, longer DMA transfers, and tensor engine stalls, directly limiting Trainium’s performance.

Three-level hierarchical data layout. For clarity, given a matrix $A \in \mathbb{R}^{M \times N}$, we define a hierarchical three-level data layout, ordered from the finest to coarsest: the Trainium-native *tile*, the logical *block*, and the matrix-spanning *strip*.

The tile is the fundamental, hardware-native unit of data processed by a single `NKIMatmul` instruction. The tensor engine imposes strict, hardware-defined maximum dimensions on these tiles, and these constraints differ for the two matrix operands [6]. Specifically, a tile for the stationary matrix cannot exceed dimensions of (128, 128) for its partition and free axes, respectively. In contrast, a tile for the moving matrix can have a larger free axis, with its dimensions limited to (128, 512). When a matrix is larger than these hardware limits, it must be divided into multiple tiles for processing.

The block is a higher-level, logical software construct composed of one or more computational tiles. Specifically, a block groups a $t_M \times t_N$ grid of tiles, where t_M and t_N denote the number of tiles along two dimensions. This forms a block with dimensions (B_M, B_N) , where $B_M = t_M \times T_M$, $B_N = t_N \times T_N$, and T_M, T_N is the tile size of Trainium. When a matrix A is partitioned into blocks, we denote the block at the i^{th} row and j^{th} column as A_{ij} . We use lowercase notation to denote individual tiles; for example, a_{kl} refers to the tile at the k^{th} row and l^{th} column of A .

The strip is a collection of blocks that span one entire dimension of A . A row strip, corresponding to the i^{th} row of blocks in matrix A , is denoted as A_{i*} . Similarly, a column strip can be denoted as A_{*j} . A strip is thus a set of blocks (e.g., $A_{i*} = \{A_{i1}, A_{i2}, \dots\}$) that form a sub-matrix, such as the one with a shape (B_M, N) for a row strip in a matrix with the dimension (M, N) .

The block-level multiplication in Trainium repeatedly performs the following three steps: (1) loading a pair of tiles from HBM to SBUF (one of the tiles must be transposed), (2) multiplying the two tiles, and (3) storing the multiplication result into PSUM. PSUM is used to accumulate the tile-multiplication results from all tiles in the input blocks. We use `MatMulBlock(s, m)` to denote this block-level matmul, where the stationary matrix s multiplies the moving matrix m on SBUF, and the result is accumulated into PSUM.

Matmul tiling on Trainium. PSUM serves as a dedicated landing buffer for the tensor engine, with near-memory accumulation capabilities that enables read-accumulate-write operations at a fine granularity of every 4B memory element. The accumulation mode of PSUM is particularly useful for large matmul, especially when the matrices have a high contraction dimension (usually the inner dimension in a dot product). For instance, consider a matmul operation where the input tensors have dimensions: $x.\text{shape} = [128, 512]$ and $y.\text{shape} = [512, 512]$. As illustrated in Figures 2, the input matrix can be partitioned through tiling, resulting in sliced input tiles $[x_0, x_1, x_2, x_3]$ and $[y_0, y_1, y_2, y_3]$. The final output is obtained by computing individual partial sums, such as $\text{output0} = \text{matmul}(x_0, y_0)$, followed by the accumulation of these intermediate outputs: $\text{output} = \text{output0} + \dots + \text{output3}$.




Figure 2. Matmul tiling on Trainium (mathematical view).




Figure 3. Matmul tiling on Trainium (hardware view).

Figure 3 shows that PSUM efficiently supports both intra-tile matmul and inter-tile result accumulation. Specifically, the first tensor-engine instruction writes its output directly into a designated PSUM bank, while subsequent instructions incrementally accumulate their results onto the existing content in the same PSUM bank. With eight PSUM banks allocated per partition, the tensor engine is capable of maintaining up to eight independent matmul accumulation groups concurrently. This architecture not only enhances the flexibility of matmul instruction scheduling on the tensor engine, but also enables overlap between the tensor engine operations and computation on other engines.

3 Motivation

Enabling high-performance matmul on Trainium faces multiple challenges. We discuss them in this section to motivate our work.

3.1 Challenge 1: I/O Bottleneck

As established in Section 2.1, SVD transforms a matmul XW into a three-matrix chain XUV . However, executing this new formulation sequentially on Trainium introduces serious inefficiencies if not co-designed with the architecture.

Executing the SVD-compressed XUV computation with a standard, sequential approach on Trainium results in poor hardware utilization. Figure 4 shows a Neuron Profiler trace of the SVD-compressed $up_projection$ matmul in Deepseek-V3 [33]. For an input length of 4096, with hidden size 7168 and intermediate size 18432, the $up_projection$ matrix ([7168,




Figure 4. The Neuron Profiler view of $up_projection$ matmul in Deepseek-V3 with SVD-compression. Directly computing on the SVD-compressed weight matrices sequentially leads to low SBUF and PSUM utilization and reduced Model Float Utilization (MFU). Frequent idle periods in the MFU indicate that the tensor engine is underutilized while waiting for data transfers and data preparation to complete.

18432]) is factorized into two low-rank matrices: U ([7168, 4096]) and V ([4096, 18432]). This transforms the original matmul $([4096, 7168] \times [7168, 18432])$ into a chain of three multiplications: $[4096, 7168] \times [7168, 4096] \times [4096, 18432]$. As highlighted in Figure 4, this decomposition results in frequent idle gaps in Model FLOPs Utilization (MFU) and inefficient use of the on-chip SBUF, indicating that the tensor engine is often stalled waiting for data.

The root cause is the materialization of the intermediate result. Sequential execution of XUV first computes the intermediate matrix $Y = XU$, writes it from the fast on-chip SBUF to the slower HBM, and then reloads it into SBUF for the second multiplication $O = YV$. This *load-compute-store* cycle creates

Algorithm 1: Naive kernel fusion for $Y = XUV$.

Inputs: Matrices $X^T \in \mathbb{R}^{K \times M}$, $U \in \mathbb{R}^{K \times r}$, $V \in \mathbb{R}^{r \times N}$ in HBM.
Outputs: Result Matrix $O \in \mathbb{R}^{M \times N}$

```

1 Function MatMulBlock( $A, B$ ):
2     // Calculate block matrix multiplication
3     return  $A \times B$ ;
4 for  $m \leftarrow 1$  to  $\lceil M/B_M \rceil$  do
5     for  $n \leftarrow 1$  to  $\lceil N/B_N \rceil$  do
6          $O_{mn} \leftarrow 0$ ;
7         for  $p \leftarrow 1$  to  $\lceil r/B_r \rceil$  do
8              $Y_{mp} \leftarrow 0$ ;
9             for  $k \leftarrow 1$  to  $\lceil K/B_K \rceil$  do
10                Load blocks  $X_{mk}^T$  and  $U_{kp}$  from HBM;
11                 $Y_{mp} \leftarrow Y_{mp} + \text{MatMulBlock}(U_{kp}, X_{mk}^T)$ ;
12                 $O_{mn} \leftarrow O_{mn} + \text{MatMulBlock}(Y_{mp}, V_{pn})$ ;
13            Write  $O_{mn}$  back to  $O$  on HBM;
14 return  $O$ ;

```

a severe I/O bottleneck inherent to Trainium’s systolic-style architecture. Compared to the original up_projection, the SVD-compressed version increases direct memory access (DMA) transfer time by 65% and more than doubles the traffic between HBM and SBUF.

3.2 Challenge 2: Recomputation

To implement XUV with minimum data movement, we fuse the two matmuls into a single kernel. We call our approach the naïve fused kernel. Instead of materializing the intermediate result $Y = XU$ in HBM, the kernel recomputes Y on the fly for each block of the final output. While this eliminates intermediate HBM writes, it replaces the I/O overhead with a penalty in computation and HBM reads.

Algorithm 1 details our naive fused kernel. The computational penalty arises because the calculation of the intermediate block Y_{mp} (lines 9–11) is nested inside the main loop over n (lines 5–13). As a result, the kernel redundantly recomputes the same Y_{mp} for every output block O_{mn} in a row. The computation of each output block O_{mn} can be expressed as the following nested summation:

$$O_{mn} = \sum_{p=1}^{\text{NumBlocks}_r} \left(\underbrace{\left(\sum_{k=1}^{\text{NumBlocks}_K} X_{mk} U_{kp} \right)}_{\text{Intermediate block } (XU)_{mp}} V_{pn} \right) \quad (1)$$

This formula reveals the source of recomputation. The inner summation, which calculates each block of the intermediate matrix $(XU)_{mp}$, depends only on the row-block index m and the reduction-block index p ; it is independent of the output column-block index n . Yet, the naive fused kernel re-calculates this inner sum for every output block in the row strip $O_{m,*}$ ($O_{m,1}, \dots, O_{m,\text{NumBlocks}_N}$). As a result,

Table 1. Evaluation of the sequential matmul and naïve kernel fusion for matmul.

Metric	Sequential Matmul	Naïve Kernel fusion
Total Time (ms)	1.57	18.06
Model FLOPs (GFLOPs)	85.90	343.60
Memory Footprint (MB)	298.66	3140.42

the same intermediate blocks are recomputed unnecessarily, incurring a penalty factor of $\text{NumBlocks}_N = \lceil N/B_N \rceil$.

This recomputation arises solely from Trainium’s on-chip memory limits. Avoiding recomputation would require setting $B_N = N$, producing an entire row-block (B_M, N) at once. But for LLM-scale matrices (e.g., $N = 16384$), such a block cannot fit within the 24 MB SBUF. In practice, we are therefore constrained to choose a much smaller B_N (e.g., 512), forcing repeated recomputation. Worse, each recomputation triggers additional I/O: source blocks of X and U are repeatedly reloaded from HBM, inflating memory traffic and erasing the benefits of kernel fusion.

We quantify this penalty by benchmarking the naïve fused kernel against the sequential approach using matrix X ([2048, 2048]), U ([2048, 2048]), and V ([2048, 8192]) with a block size of $B_N = 512$. Table 1 reports the results. The naïve fused kernel is more than 11× slower (18.06 ms vs. 1.57 ms). The slowdown stems directly from the recomputation factor $\lceil 8192/512 \rceil = 16$, which causes a 4× increase in FLOPs and a 10.5× increase in HBM traffic due to repeated reloading of X and U . This confirms that for LLM-scale matrices, recomputation penalties far outweigh the savings from avoiding intermediate I/O.

3.3 Challenge 3: Transpose Overhead

Transpose overhead on Trainium stems from the systolic-array design of its tensor engine, which requires the stationary matrix in a matmul to be supplied in a transposed layout. This requirement conflicts with the natural data flow of LLMs and introduces two types of overhead: (1) I/O transposes on tensors entering or leaving a kernel, and (2) intermediate transposes on temporary results produced on-chip. Our goal is to eliminate intermediate transposes entirely and minimize the impact of I/O transposes.

I/O transpose. An I/O transpose occurs when a tensor’s layout expected by an NKI compute API differs from the layout stored in HBM which is constrained by the surrounding LLM computation graph. In the XUV operator, for example, the input activation matrix X must remain in its natural, non-transposed layout to integrate with the LLM data flow. However, for the first matmul $Y = XU$, the tensor engine requires the stationary input to be X^T . Thus, transposing X is unavoidable, making it an I/O transpose.

Intermediate transpose. An intermediate transpose occurs when the output of one NKI kernel must be reshaped

Table 2. Notations.

Notation	Description
Matrix Operations & Dimensions	
$W \approx UV$	The weight matrix W is approximated by the product of two low-rank matrices.
$X \in \mathbb{R}^{M \times K}$	The input activation matrix.
$U \in \mathbb{R}^{K \times r}, V \in \mathbb{R}^{r \times N}$	The low-rank matrices from SVD.
M	The input sequence length.
K, N	The hidden size and intermediate size in MLP layer of LLMs.
r	The rank of the SVD-decomposed matrices.
Data Layout Hierarchy	
B_M, B_K, B_r, B_N	The sizes of a block along dimensions.
T_M, T_N	The sizes of a tile along dimensions.
A_{ij}	The block at the i -th row and j -th column of matrix A .
A_{i*}	The row strip composed of all blocks in the i -th row of matrix A .
A_{*j}	The column strip composed of all blocks in the j -th column of matrix A .

before it can be consumed by another kernel due to a layout mismatch. In the sequential execution of *XUV*, the first matmul produces $Y = XU$, which serves as the stationary input for the second multiplication $O = YV$. Because the tensor engine requires Y^T , a naïve implementation must explicitly transpose Y on chip. This extra step is costly, as it introduces additional memory movement and synchronization overhead.

4 Design

Figure 5 provides an overview of NeuronMM, a framework for accelerating LLMs on AWS Trainium. Table 2 summarizes the notations used in this section.

NeuronMM compresses the large weight matrices in MLP layers using block-aligned SVD and restores accuracy through Low-Rank Adaptation (LoRA) [27] fine-tuning. It further provides high-performance NKI kernels, termed TrainiumFusion, that execute matmuls on compressed models efficiently by exploiting Trainium’s architectural features.

4.1 Block-Aligned SVD

Leveraging existing work. Following the standard workflow of post-training LLM compression methods [17, 51, 58], the weight matrix W is first scaled by a matrix S to capture the influence of input activations. S is derived from a random set of input sentences. Specifically, for each MLP layer in LLMs, we record input activations X using forward hooks, compute the covariance matrix, and apply Cholesky decomposition:

$$SS^\top = \text{Cholesky}(X^\top X) \quad (2)$$

where S is a lower triangular matrix with all positive diagonal elements. NeuronMM then performs SVD on WS and reconstructs W using S^{-1} .

$$W = (WS) \cdot S^{-1} = (U\Sigma V^\top) \cdot S^{-1} \approx U_r \Sigma_r V_r^\top \cdot S^{-1} \quad (3)$$

where $W \in \mathbb{R}^{k \times n}$, $U_r' \in \mathbb{R}^{k \times r}$, $V_r' \in \mathbb{R}^{r \times n}$ and r denotes the top- r singular values. The choice of r is crucial for balancing model accuracy and compression ratio.

We define the *compression ratio* as follows.

$$\text{ratio} = 1 - \frac{\text{Model_size}_{\text{compressed}}}{\text{Model_size}_{\text{original}}} \quad (4)$$

where $\text{Model_size}_{\text{compressed}}$ and $\text{Model_size}_{\text{original}}$ denote the model parameter counts with and without compression. This definition follows the existing work on LLM compression [17, 32, 50, 51, 58].

Block alignment. Unlike prior work, we introduce a block-aligned rank selection strategy that maximizes tensor engine utilization by coupling the compression ratio with the tensor engine’s *tile_size*. The rank r is computed as follows.

$$r = \left\lfloor \frac{k \times n \times (1 - \text{ratio})}{(k + n) \times \text{block_size}} + \alpha \right\rfloor \times \text{block_size} \quad (5)$$

where k and n are the dimensions of W , and *block_size* is an integer multiple of *tile_size*. α is a rounding threshold that adjusts the required number of blocks, with $\alpha = 0.5$ corresponding to standard rounding. This formulation ensures that the choice of r both satisfies the target compression ratio and aligns with hardware tile boundaries, avoiding intra-block padding and improving utilization of SBUF and the tensor engine. With r determined, U_r, Σ_r, V_r^\top , and S^{-1} are consolidated into U_r' and V_r' .

$$U_r' = U_r \cdot \sqrt{\Sigma_r} \quad (6)$$

$$V_r' = \sqrt{\Sigma_r} \cdot V_r^\top \cdot S^{-1} \quad (7)$$


$$W \approx U_r' V_r' \quad (8)$$

This transformation represents each weight matrix as the product of two low-rank matrices, reducing parameters from kn to $r \times (k + n)$.


Although SVD substantially reduces the size of the weight matrix, it inevitably introduces accuracy loss. To recover accuracy, we apply LoRA fine-tuning to the compressed weights, similar to the prior work [32, 51]. During fine-tuning, we freeze the compressed weights U_r' and V_r' , and fine-tune them with LoRA:

$$U \leftarrow U_r' + B_u A_u, \quad V \leftarrow V_r' + B_v A_v \quad (9)$$

where A_u, B_u, A_v , and B_v are the trainable matrices used to adapt the model via LoRA. After fine-tuning, we incorporate the matrices $B_u A_u$ and $B_v A_v$ into U_r' and V_r' , respectively, to form the final compressed weight matrices U and V .



(a) Block-aligned SVD



(b) TrainiumFusion

Figure 5. The overview of NeuronMM. (a) **Block-aligned SVD**. The weight parameters of the attention layers remain unchanged, while only the large matrices W in the MLP layers are compressed using SVD. (b) **TrainiumFusion**. The weight W is decomposed into U and V , and the original matmul XW turns into XUV . The kernel leverages caching, implicit transposition, and blocking to enable efficient matmul, thereby reducing data movement between off-chip HBM and on-chip SRAM (SBUF and PSUM).

4.2 TrainiumFusion

After SVD, we build a XUV NKI kernel using new kernel fusion techniques in Trainium.

4.2.1 XUV NKI Kernel We introduce three techniques: caching, implicit transposition, and blocking, to overcome the challenges of I/O bottlenecks and recomputation. The main idea is to fuse the XUV chain into a two-stage computation that executes entirely within the on-chip SBUF. First, we compute a strip of the intermediate product, using implicit transposition by reordering the inputs to the NKIMatmul primitive to directly generate its transpose, $(XU)^T$. This on-chip result is then immediately consumed in the second stage, where it is multiplied with a corresponding strip of V to produce a block of the final output. This fused dataflow avoids intermediate data transfer between HBM and SBUF, eliminates the recomputation penalty, and removes the intermediate transpose, as illustrated in Figure 5b. We give more details as follows.

Caching. NeuronMM uses a capacity-aware caching strategy to eliminate recomputation penalty. The kernel calculates an entire row strip of the intermediate matrix, $(XU)_{m*}$, and caches it in a dedicated buffer within the on-chip SBUF. This cached strip is then efficiently reused for the subsequent multiplications with all corresponding column strips of the V matrix (V_{*1}, V_{*2}, \dots) to produce every output block (O_{m1}, O_{m2}, \dots) to eliminate the recomputation. This on-chip caching is feasible within the SVD-based LLM, because the

intermediate strip's memory usage is manageable. In particular, its shape is (B_M, r) , where B_M is a block size (e.g., 1024) and r is the SVD rank. The resulting buffer size (e.g., $1024 \times r \times 2$ bytes for float16 tensor) fits within the 24MB SBUF, leaving enough space for other necessary data blocks.

Implicit transposition. The low-level NKIMatmul primitive computes a matrix product AB using a specific input layout: $\text{NKIMatmul}(\text{stationary}=A^T, \text{moving}=B)$, required by the tensor engine. Therefore, the calculation of $O = (XU)V$ first computes the intermediate matrix $Y = XU$. Then the subsequent multiplication, $O = YV$, requires Y^T as its stationary input. This layout mismatch forces an explicit transpose operation overhead on the intermediate matrix Y , which grows linearly with the input sequence length. NeuronMM eliminates this overhead with an implicit transpose. We leverage the matrix identity $(XU)^T = U^T X^T$, which is equivalent to computing result with the call $\text{NKIMatmul}(\text{stationary}=U, \text{moving}=X^T)$. In practice, this is implemented by controlling the order of the inputs to the NKIMatmul primitive. This yields the correctly transposed intermediate result Y^T on chip, completely avoiding the explicit data transpose.

Blocking. We compute XUV by blocks as shown in Figure 5b. The dataflow is structured around a main outer loop that processes the input matrix X one row strip at a time. Within each iteration of this outer loop, the computation proceeds in two phases within inner loops. First, the kernel computes and caches the entire intermediate strip, $(XU)_{m*}^T$,

in SBUF. To do this, its inner loops load corresponding blocks of X and U from HBM. The X block is transposed in transit by the DMA engine, and the blocks are multiplied, with the result $(XU)_{mp}^T$ accumulated in PSUM before being stored in the SBUF cache. In the second phase, another set of inner loops iterates through the blocks of matrix V , loading them from HBM and multiplying them with the pre-computed blocks fetched from the cached strip in SBUF. The final result for the output block, O_{mn} , is accumulated in PSUM and then written back to HBM.

The block size can impact kernel performance significantly because there is a trade-off between computational efficiency and on-chip memory usage. We model the trade-off with two metrics – Arithmetic Intensity and Peak SBUF Usage. Assume that we have the inputs $X \in \mathbb{R}^{M \times K}$, $U \in \mathbb{R}^{K \times r}$ and $V \in \mathbb{R}^{r \times N}$ in HBM, and s is the size of the data type of inputs. The arithmetic intensity (Equation 10) is defined as the ratio of total FLOPs to HBM traffic. The HBM traffic is composed of initial reads of X , final writes of O , and repeated reads of U and V for each of the M/B_M row strips.

$$\begin{aligned} \text{Arithmetic Intensity} &= \frac{2Mr(K + N)}{s \cdot \left(M(K + N) + \frac{M}{B_M}r(K + N) \right)} \\ &= \frac{2r}{\left(1 + \frac{r}{B_M} \right) \cdot s} \end{aligned} \quad (10)$$

The peak SBUF usage is determined by the maximum memory required across the kernel’s two computational phases: first computing the intermediate strip $(XU)_{m*}$, and second, using that strip to produce the final output blocks. The peak requirement is the maximum of the SBUF footprints in these two phases, formulated as follows.

$$\begin{aligned} \text{Peak SBUF Usage} &= \max((B_Mr + B_MB_K + B_KB_r), \\ &\quad (B_Mr + B_rB_N + B_MB_N)) \cdot s \\ &= (B_Mr + (B_M + B_r) \cdot \max(B_K, B_N)) \cdot s \end{aligned} \quad (11)$$

Equations 10-11 model a trade-off: the arithmetic intensity increases with a larger B_M due to better data reuse, while the peak SBUF usage also grows as it must hold larger blocks. Therefore, an optimal block size must be large enough to maximize arithmetic intensity and saturate the tensor engine, yet small enough to fit within the 24 MB SBUF capacity to avoid memory spills. As shown in Section 5.3, our experimental results validate the two models.

Using Equations 10-11, we determine the optimal block size. By the roofline model, a kernel becomes compute-bound when its arithmetic intensity exceeds a hardware-specific threshold [52]—for a Trainium NeuronCore with bfloat16

data, this threshold is 222 Flops/Byte [42]. Setting the arithmetic intensity (Equation 10) to this threshold yields the minimum block size B_M required to saturate the tensor engine. Starting with this B_M , the peak SBUF usage model (Equation 11) can then identify block combinations that maximize data reuse within the 24 MB SBUF capacity.

4.2.2 Kernel Input and Output Layout

Our XUV NKI kernel must integrate seamlessly into the LLM in a high-level framework like PyTorch or vLLM, where tensors typically maintain a standard, non-transposed layout. This presents a challenge, as Trainium’s systolic array architecture requires the stationary matrix in a multiplication to be transposed. To manage this layout mismatch, our strategy is twofold: we aim to completely eliminate transposes between kernels (intermediate transposes) and minimize the performance impact of unavoidable transposes at the kernel’s boundary (I/O transposes).

Input layout. The unavoidable I/O transpose of the input matrix X can be addressed in two ways. One option is to load data at full DMA bandwidth and perform the transpose on the tensor engine, but this wastes valuable compute cycles. The alternative is to let the DMA engine transpose data on-the-fly, which lowers effective DMA bandwidth but frees the tensor engine for matmul. We adopt the latter approach: the DMA engine handles transposes, while the tensor engine remains dedicated to computation. This strategy overlaps communication with computation, as the DMA engine can load and transpose the next tile while the tensor engine processes the current one.

Output layout. The kernel’s output layout is chosen to eliminate downstream transpose operations, depending on the output’s consumer. If the output is to be consumed by another NKI kernel that requires a transposed, stationary matrix, we produce O^T directly. If the output is passed back to the high-level model, which expects a standard tensor layout, we produce the non-transposed output O . By swapping the order of the stationary and moving matrices in NKIMatmul, we can produce either O or O^T with no performance overhead.

4.2.3 MLP NKI Kernel

We introduce a specialized NKI kernel for SVD-compressed MLP layers, which extends the XUV kernel design to a multi-stage operation.

The computation in an MLP layer, such as one using SwiGLU, involves three matmuls. First, two parallel linear transformations—a “gate” projection and an “up” projection—are applied to the input tensor X . The gate’s output is passed through a SiLU activation function and then combined with the up-projection’s output via an element-wise multiplication. This intermediate result is then passed through a “down” projection to produce the MLP layer’s output.

Our implementation (Algorithm 3) maps the MLP computation onto two NKI kernels (lines 6-7) derived from the

Algorithm 2: MLP up-projection kernel

Inputs: Matrices $X \in \mathbb{R}^{M \times K}$, $U_{\text{gate}}, U^{\text{up}} \in \mathbb{R}^{K \times r}$, $V^{\text{gate}}, V^{\text{up}} \in \mathbb{R}^{r \times N}$ on HBM.

Outputs: Matrix $Y^T \in \mathbb{R}^{N \times M}$.

Note: Block matrix multiplication $A \cdot B$ refers to the hardware instruction `MatmulBlock(s = A, m = B)`.

```

1 Function UpGateProjection( $X, U_{\text{gate}}, V^{\text{gate}}, U^{\text{up}}, V^{\text{up}}$ ):
2   Allocate  $Y^T \in \mathbb{R}^{N \times M}$  on HBM;
3   for  $m \leftarrow 1$  to  $\lceil M/B_M \rceil$  do
4     Allocate  $G_{m*}, U_{m*} \in \mathbb{R}^{B_M \times r}$  on SBUF;
5     for  $p \leftarrow 1$  to  $\lceil r/B_r \rceil$  do
6       Initialize  $G_{mp}^T, U_{mp}^T \in \mathbb{R}^{B_r \times B_M}$  on PSUM with 0;
7       for  $k \leftarrow 1$  to  $\lceil K/B_K \rceil$  do
8         Load blocks  $X_{mk}^T, U_{kp}^{\text{gate}}$  and  $U_{kp}^{\text{up}}$  from HBM;
9          $G_{mp}^T \leftarrow G_{mp}^T + U_{kp}^{\text{gate}} \cdot X_{mk}^T;$ 
10         $U_{mp}^T \leftarrow U_{mp}^T + U_{kp}^{\text{up}} \cdot X_{mk}^T;$ 
11        Write  $G_{mp}^T, U_{mp}^T$  to the  $p$ -th block of  $G_{m*}, U_{m*}$ ;
12      for  $n \leftarrow 1$  to  $\lceil N/B_N \rceil$  do
13        Initialize  $G_{mn}^T, U_{mn}^T \in \mathbb{R}^{B_N \times B_M}$  on PSUM with 0;
14        for  $p \leftarrow 1$  to  $\lceil r/B_r \rceil$  do
15          Load blocks  $V_{pn}^{\text{gate}}$  and  $V_{pn}^{\text{up}}$  from HBM;
16          Fetch cached block  $G_{mp}^T, U_{mp}^T$  from  $G_{m*}, U_{m*}$ ;
17           $G_{mn}^T \leftarrow G_{mn}^T + V_{pn}^{\text{gate}} \cdot G_{mp}^T;$ 
18           $U_{mn}^T \leftarrow U_{mn}^T + V_{pn}^{\text{up}} \cdot U_{mp}^T;$ 
19          Write  $Y_{mn}^T \leftarrow \text{SiLU}(G_{mn}^T) \odot U_{mn}^T$  to HBM;
20   return  $Y^T$ 

```

XUV kernel. The first stage, UpGateProjection kernel (Algorithm 2) extends the XUV kernel to compute the “gate” and “up” projections in parallel (lines 6-20). It then uses Trainium’s Scalar and Vector Engines to perform SiLU(gate) \odot up on-chip SBUF and writes the transposed result to HBM (line 21). The second stage, DownProjection, uses the XUV kernel that accepts a pre-transposed input and produces a standard-layout output. This stage seamlessly consumes the transposed output from the first stage without intermediate transpose, and writes the final result to HBM in the standard layout required by subsequent LLM layers.

4.3 Discussions

Focus on MLP in LLM. A typical transformer layer in LLM consists of the attention and MLP, both of which employ matmul. We apply NeuronMM to MLP because of the following two reasons. First, the parameters in MLP account for the majority of parameters in LLM. For example, in Llama-3.1-8B, the parameters in MLP takes 70% of the overall parameters. Hence, working on MLP can bring larger reduction in inference time and LLM size. Second, applying NeuronMM to attention and MLP, we find big loss in LLM accuracy, even though we go through rigorous fine-tuning process to restore accuracy. Hence, we apply NeuronMM to MLP alone.

Algorithm 3: SVD-compressed MLP layer

Require: Matrices $X \in \mathbb{R}^{M \times K}$, $U_{\text{gate}}, U^{\text{up}} \in \mathbb{R}^{K \times r}$, $V^{\text{gate}}, V^{\text{up}} \in \mathbb{R}^{r \times N}$, $U_{\text{down}} \in \mathbb{R}^{N \times r_2}$, $V_{\text{down}} \in \mathbb{R}^{r_2 \times K}$ on HBM.

Return: Matrix $Z \in \mathbb{R}^{M \times K}$.

Note: Boolean `is_XT` and `req_OT`: input X is pre-transposed, required output is O^T .

3 Function XUV_Kernel1($X, U, V, \text{is_XT}, \text{req_OT}$):
4 **return** XUV or $(XUV)^T$

5 Function FusedMLP($X, U_{\text{gate}}, U^{\text{up}}, V^{\text{gate}}, V^{\text{up}}, U_{\text{down}}, V_{\text{down}}$):
6 $Y^T \leftarrow \text{UpGateProjection}(X, U_{\text{gate}}, V^{\text{gate}}, U^{\text{up}}, V^{\text{up}});$
7 $Z \leftarrow \text{XUV_Kernel1}(Y^T, U_{\text{down}}, V_{\text{down}}, \text{is_XT=true}, \text{req_OT=false});$
return Z

5 Evaluation

5.1 Experimental Setup

Implementation. We develop NeuronMM on top of NeuronX Distributed Inference library [40] and implement MLP kernels based on NKI [41]. We evaluate NeuronMM on an `trn1.2xlarge` instance of Amazon Elastic Compute Cloud (Amazon EC2) equipped with AWS Trainium accelerators, running the Deep Learning Amazon Machine Images (AMI) Neuron (Ubuntu 22.04). We use a single NeuronCore with 16GB HBM on a Trainium chip for evaluation, because using more than one core for inference based on tensor/pipeline/data parallelism is not fully supported in NKI yet.

Models and datasets. We test LLMs that fit entirely into the HBM and are currently supported by NeuronX Distributed Inference library, including Llama-3.2-1B, Llama-3.2-3B, Qwen3-1.7B, and Qwen3-4B. We evaluate NeuronMM with nine datasets, covering three language modeling datasets (WikiText-2 [37], PTB [36], and C4 [43]) and six common sense reasoning datasets (OpenBookQA [38], Winogrande [44], PIQA [9], HellaSwag [59], ARC-e, and ARC-c [11]). For fine-tuning with LoRA, we use the `yahma/alpaca-cleaned` [55].

5.2 Evaluation of XUV Kernel

We compare NeuronMM against two baselines: NKI `XW` and NKI `XUV`. Both baselines use the state-of-the-art matmul kernel implemented by AWS official [5]. NKI `XW` computes the standard matmul without SVD, while NKI `XUV` executes matmuls using the low-rank factors U and V derived from the SVD of W , without TrainiumFusion optimization in NeuronMM. We evaluate our kernel with matrices $X \in \mathbb{R}^{M \times 8192}$, $W \in \mathbb{R}^{8192 \times 16384}$, $U \in \mathbb{R}^{8192 \times 4096}$, and $V \in \mathbb{R}^{4096 \times 16384}$, where U, V denotes the low-rank approximation derived from the SVD of W . We vary the first dimension M of X from 1024 to 32768 to simulate different sequence lengths. For this evaluation, we assume that the kernel’s output is to be consumed as the stationary matrix in a subsequent kernel computation. Therefore, to eliminate intermediate transpose, the kernel is configured to compute the transposed output, $O^T = (XUV)^T$.




Figure 6. Execution time and HBM-SBUF memory traffic of different matmul implementations across input sequence lengths.

Table 3. Average performance across the sequence lengths 1K to 32K. The best performance is shown in **bold**, and the second best is shown underlined.

	NKI XW	NKI XUV	NeuronMM
Latency (ms)	57.89	<u>37.47</u>	27.63
Memory Traffic (GB)	9.93	<u>6.52</u>	2.47
Tensor Engine Active Time (%)	78.52	<u>81.28</u>	99.21
MFU (%)	64.09	<u>65.24</u>	85.20
FLOPs (TFLOPS)	2.96	2.18	2.18
Transpose FLOPs (GFLOPS)	<u>68.01</u>	78.92	22.55

Figure 6 reports execution time and HBM-SBUF memory traffic, while Table 3 summarizes the average performance metrics for each kernel across the range of sequence lengths. As shown in Table 3, NeuronMM sustains the highest tensor engine active time and MFU, meaning that most cycles in the tensor engine are devoted to useful matmul operations. This high utilization directly translates into the lowest execution time, as shown in Figure 6. Compared to the NKI XW baseline, NeuronMM delivers an average $2.09\times$ speedup, reaching $2.22\times$ (84.15 ms vs. 186.60 ms) at sequence length 32K, driven by $4.78\times$ reduction in HBM-SBUF memory traffic. NeuronMM also outperforms NKI XUV baseline, achieving a $1.35\times$ speedup with over $2.6\times$ less memory traffic on average.

Breakdown Analysis. The performance gains of our approach stem from an algorithm–hardware co-design that combines the algorithmic efficiency of SVD with a fused kernel tailored to Trainium. We study the contributions of SVD and TrainiumFusion separately.

We first measure the speedup from SVD alone by comparing NKI XW to NKI XUV. SVD yields an average speedup of $1.54\times$. This gain results from SVD’s algorithmic advantage; by factorizing W into two low-rank matrices, SVD reduces both computation and memory traffic. On average, total FLOPs drop by 26% (2.96 to 2.18 TFLOPs) and HBM-SBUF traffic decreases by 34% (9.93 to 6.52 GB).

We then compare NeuronMM to NKI XUV to isolate the effect of TrainiumFusion. NeuronMM achieves an average

speedup of $1.36\times$ by exploiting Trainium’s architecture in two ways. First, it avoids materializing the intermediate matrix in HBM, cutting the average memory traffic by $2.64\times$ (6.52 to 2.47 GB). Second, it eliminates intermediate transposes, reducing the average transpose-related FLOPs by $3.5\times$ (78.92 to 22.55 GFLOPs). These optimizations raise the tensor engine MFU to 85%, compared to 65% for the sequential kernel.

Together, SVD’s algorithmic savings and TrainiumFusion’s hardware co-design deliver an average speedup of $2.10\times$ over the original NKI XW baseline. This demonstrates that the SVD alone is insufficient and co-designing with accelerator architecture is essential to fully realize performance gains.

5.3 Impact of Block Size on Kernel Performance

To empirically validate the trade-off model proposed in Section 4.2.1, we benchmark the NeuronMM kernel with varying block sizes, B_M . The experiment uses bfloat16 matrices derived from an SVD-compressed DeepSeek-V3 MLP layer [33]. We fix the input sequence length at 4096, yielding $X \in \mathbb{R}^{4096 \times 7168}$, $U \in \mathbb{R}^{7168 \times 4096}$, and $V \in \mathbb{R}^{4096 \times 18432}$.

The results in Table 4 align with our model’s predictions in Section 4.2.1: latency decreases initially and then rises as B_M grows. When B_M increases from 128 to 1024, latency drops sharply because arithmetic intensity rises, saturating the tensor engine and making the kernel compute-bound. For $B_M \geq 1024$, however, performance degrades as the memory footprint exceeds the SBUF capacity. This is evidenced by non-zero `spill_reload_bytes`. These spills stall execution and reduce arithmetic intensity.

These findings confirm that kernel performance hinges on selecting a block size that balances arithmetic intensity against on-chip memory limits. The optimal B_M fully utilizes the tensor engine without triggering SBUF spills, highlighting block-size tuning as a critical design parameter for Trainium kernels.

5.4 Evaluation of MLP Kernel

We integrate NeuronMM into the MLP layer of LLMs and evaluate its perplexity, accuracy and speedup on end-to-end

Table 4. Performance under different block size B_M .

B_M	128	256	512	1024	2048	4096
Total Time (ms)	31.25	16.02	11.02	10.99	11.07	12.50
Arithmetic Intensity (flops/byte)	124.12	240.94	455.10	819.17	1280.50	512.95
SBUF Usage (%)	19.54	51.69	80.07	90.05	96.35	98.96
Spill Reload (MB)	0	0	0	0	29.19	931.00
Spill Save (MB)	0	0	0	0	10.53	266.00

inference. For language modeling tasks (Wiki2, PTB, and C4), we report perplexity (PPL), which measures the model’s uncertainty in predicting the next token, with lower values indicating better predictions. For common-sense reasoning tasks (the other six tasks), we report task accuracy.

To assess the trade-off between inference speed and accuracy degradation, we adopt the Speedup Degradation Ratio γ [24]:

$$\gamma = \frac{\text{Avg}_{\text{full}} - \text{Avg}_{\text{method}}}{\text{Speedup}_{\text{method}} - \text{Speedup}_{\text{full}}} \quad (12)$$

where Avg_{full} and $\text{Avg}_{\text{method}}$ denote the average accuracy of the full model and the performance-optimization method, respectively. A lower γ reflects greater efficiency, capturing how well a method retains accuracy for each unit of speedup.

5.4.1 Impact of Compression Ratio We evaluate Llama-3.2-1B under compression ratios from 0.05 to 0.5 on the WikiText-2 language modeling task and the ARC Easy commonsense reasoning benchmark. As shown in Figure 7, higher compression ratios reduce the number of model parameters but lead to increased perplexity and decreased accuracy. This demonstrates the fundamental trade-off between model size and predictive performance. The model degradation is acceptable under mild compression. However, as the compression ratio increases performance drops sharply. In particular, between 0.4 and 0.5, PPL surges from 38.87 to 51.29, and accuracy drops from 46% to 40%, indicating that compression has significantly harm the model’s capabilities. To ensure that the accuracy degradation stays within an acceptable range [32, 49–51, 58], we adopt compression ratios of 0.1 and 0.2 for the end-to-end evaluation (Sections 5.4.3–5.4.4).

5.4.2 Impact of LoRA Fine-Tuning Figure 8 presents the accuracy of Qwen-3-1.7B under compression ratios of 0.1 and 0.2 across six commonsense reasoning benchmarks. We can observe that while compression reduces accuracy, LoRA fine-tuning effectively restores it, keeping degradation negligible at these low ratios.

5.4.3 Impact of Different LLMs To demonstrate the generability of NeuronMM across various LLMs, we evaluate it on four LLMs (Llama-3.2-1B, Llama-3.2-3B, Qwen3-1.7B, and Qwen3-4B) across 9 datasets. We report mean accuracy (mAcc) and average end-to-end speedup, with results summarized in Table 5. Across all LLMs evaluated, the SVD-compressed models retain accuracy largely comparable to




Figure 7. Model degradation with increasing compression ratios.




Figure 8. Accuracy degradation and recovery of Qwen-3-1.7B under different compression ratios on six common-sense reasoning datasets.

the original, with mAcc drop ≤ 0.10 in every case, a level of loss generally considered acceptable [32, 49–51, 58].

Meanwhile, NeuronMM achieves significant end-to-end inference speedup ($1.21\times$ – $2.49\times$), while γ remains low – ranging from 3.24% to 25.27% (shown in Table 5), with the most values below 10% – indicating a favorable trade-off between speedup and accuracy. For example, on Qwen-3-1.7B, NeuronMM enables $1.74\times$ faster inference with only a 0.03 mean accuracy drop compared to standard LLM inference.

5.4.4 Impact on Inference TTFT and TPOT We show how NeuronMM can be applied to LLM to reduce their Time to First Token (TTFT) and Time Per Output Token (TPOT), thereby improving inference speed. As a concrete example, we take Llama 3.2-1B and apply NeuronMM to evaluate its effectiveness. We set the batch size to 1, and input sequence length (ISL) and output sequence length (OSL) to 1024, yielding a total sequence length of 2048. The compression ratio is set from 0 to 0.2. Table 7 shows that as the compression ratio increases from 0 to 0.2, end-to-end latency is significantly reduced, resulting in $1.86\times$ speedup (from 41.22s to

Table 5. Evaluation of NeuronMM across four LLMs and nine datasets under compression ratios of 0.1 and 0.2.

Model	Compr Ratio	PPL (↓)				Accuracy (↑)				mAcc (↑)	Avg. Speedup (↑)	γ (↓)
		Wiki2	PTB	C4	Openb.	ARC_e	ARC_c	WinoG.	HellaS.	MathQA		
Llama-3.2-1B	0	9.75	15.40	13.83	0.26	0.66	0.31	0.61	0.48	0.29	0.43	1.00×
	0.10	15.64	22.80	22.72	0.20	0.59	0.28	0.55	0.41	0.26	0.38	1.21× 25.27%
	0.20	18.87	27.24	26.71	0.18	0.56	0.26	0.54	0.39	0.25	0.36	1.63× 11.24%
Llama-3.2-3B	0	7.82	11.78	11.29	0.31	0.74	0.42	0.70	0.55	0.35	0.51	1.00×
	0.10	11.58	15.61	17.11	0.24	0.65	0.34	0.64	0.47	0.28	0.44	1.88× 8.66%
	0.20	15.13	18.69	20.80	0.23	0.62	0.29	0.60	0.43	0.27	0.41	2.49× 7.20%
Qwen-3-1.7B	0	16.68	28.88	22.80	0.28	0.72	0.40	0.61	0.46	0.38	0.47	1.00×
	0.10	15.43	25.00	23.16	0.27	0.72	0.39	0.62	0.43	0.34	0.46	1.41× 3.24%
	0.20	17.05	26.97	25.14	0.25	0.70	0.37	0.58	0.42	0.31	0.44	1.74× 4.72%
Qwen-3-4B	0	9.75	15.40	13.83	0.29	0.80	0.51	0.66	0.52	0.47	0.54	1.00×
	0.10	12.18	18.98	19.05	0.31	0.78	0.47	0.66	0.50	0.42	0.52	1.28× 6.93%
	0.20	14.05	21.09	21.38	0.30	0.75	0.43	0.64	0.48	0.37	0.49	1.67× 7.41%

Table 6. Module sizes of Llama-3.2-1B with and without SVD compression at compression ratio of 0.2.

Without SVD		Compression Ratio 0.2	
Module	Size	Module	Size
up_proj	[2048, 8192]	up_u_proj	[2048, 1280]
		up_v_proj	[1280, 8192]
gate_proj	[2048, 8192]	gate_u_proj	[2048, 1280]
		gate_v_proj	[1280, 8192]
down_proj	[8192, 2048]	down_u_proj	[8192, 1280]
		down_v_proj	[1280, 2048]

Table 7. Performance of Llama-3.2-1B under different compression ratios with batch size=1, ISL = 1024, OSL = 1024. Ratio means compression ratio.

Ratio	E2E Latency (s)	Throughput	TTFT (ms)	TPOT (ms)
0	41.22	49.69	82.22	39.65
0.05	33.76	60.67	74.18	32.38
0.10	30.45	67.25	71.41	29.15
0.15	24.90	82.25	63.07	23.74
0.20	22.14	92.52	61.20	20.41

22.14s), while the throughput nearly doubles from 49.69 to 92.52 tokens/s. Both TTFT and TPOT also show considerable improvements, dropping from 82.22ms to 61.20ms and from 39.65ms to 20.41ms, respectively. These results stem both from block-aligned SVD decomposition of the weights (as shown in Table 2 under a compression ratio of 0.2) and from the efficient TrainiumFusion implementation, which together achieve faster response times and higher processing speeds on Trainium.

6 Related Work

SVD and LLM. LLM can have billions of parameters, making inference on resource-constrained hardware challenging.

Various model compression techniques have been proposed to reduce their latency and memory footprint [4, 16, 20, 21, 23, 25, 35, 39, 53, 57]. Recent works have explored various SVD-based approaches for model compression. For example, FWSVD [26] introduces a weighted low-rank factorization scheme, while ASVD [58] develops an activation-aware SVD technique that exploits layer-wise activation patterns to enhance compression effectiveness. SVD-LLM [50, 51] further incorporates truncation-aware data whitening and layer-specific parameter updates, assigning unique ratios to individual weights. In contrast, Dobi-SVD [49] establishes a bijection mapping, allowing the model to automatically learn the best truncation points among layers. However, those works do not consider the characteristics of accelerator hardware and the additional matmul overhead introduced by SVD (e.g., memory spilling) as NeuronMM.

Performance optimization on Trainium. Recent studies [8, 54] have demonstrated that AWS Trainium is promising to accelerate generative AI workloads. HLAT [18] demonstrates that, through a series of system-level optimizations and training strategies, Trainium can reduce training costs to 60% of those on p4d GPU instances while maintaining comparable model quality to GPU-based baselines. Complementing this, a study [22] details NeuronX Distributed Training (NxDT), quantifies scaling and efficiency against contemporary GPU baselines, and elucidates runtime and compiler support critical for stable large-cluster operation.

While most existing work leverages Trainium primarily for large-scale pretraining, very few studies investigate its use for inference. Inference workloads on Trainium often involve substantial data movement between off-chip and on-chip memory, which can become a significant performance bottleneck. This motivates our work, which focuses on mitigating these data movement costs to unlock the full inference potential of Trainium.

7 Conclusions

We present NeuronMM, a high-performance matmul for LLM inference on Trainium. NeuronMM is a combination of SVD compression and architecture-specific optimization for high performance. NeuronMM can serve as a foundation for many AI inference workloads and maximize the performance benefit of Trainium. Our evaluation demonstrates that NeuronMM consistently accelerates LLM inference across nine datasets and four recent LLMs, achieving an average $1.35\times$ speedup (up to $2.22\times$) at the matmul kernel level and an average $1.66\times$ speedup (up to $2.49\times$) for end-to-end LLM inference.

References

- [1] Rishabh Agarwal, Nino Vieillard, Yongchao Zhou, Piotr Stanczyk, Sabela Ramos Garea, Matthieu Geist, and Olivier Bachem. On-policy distillation of language models: Learning from self-generated mistakes. In *The Twelfth International Conference on Learning Representations*, 2024.
- [2] Amazon Web Services. Aws trainium, 2023. Accessed: 2025-09-23.
- [3] Amazon Web Services. Aws neuron introduces neuron kernel interface (nki), nxd training, and jax support for training, 2024. Accessed: 2025-09-23.
- [4] Saleh Ashkboos, Maximilian L. Croci, Marcelo Gennari do Nascimento, Torsten Hoefer, and James Hensman. SliceGPT: Compress large language models by deleting rows and columns. In *The Twelfth International Conference on Learning Representations*, 2024.
- [5] AWS Neuron SDK Documentation. *NKI Matrix multiplication*, 2025. Accessed: 2025-09-13.
- [6] AWS Neuron SDK Documentation. *Trainium and Inferentia2 Architecture*, 2025. Accessed: 2025-07-28.
- [7] Yueyin Bai, Hao Zhou, Keqing Zhao, Jianli Chen, Jun Yu, and Kun Wang. Transformer-opu: An fpga-based overlay processor for transformer networks. In *2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, pages 221–221. IEEE, 2023.
- [8] Yahav Biran and Imry Kissos. Adaptive orchestration for large-scale inference on heterogeneous accelerator systems balancing cost, performance, and resilience, 2025.
- [9] Yonatan Bisk, Rowan Zellers, Jianfeng Gao, Yejin Choi, et al. Piqa: Reasoning about physical commonsense in natural language. In *Proceedings of the AAAI conference on artificial intelligence*, volume 34, pages 7432–7439, 2020.
- [10] Zeming Chen, Qiyue Gao, Antoine Bosselut, Ashish Sabharwal, and Kyle Richardson. Disco: Distilling counterfactuals with large language models. *arXiv preprint arXiv:2212.10534*, 2022.
- [11] Peter Clark, Isaac Cowhey, Oren Etzioni, Tushar Khot, Ashish Sabharwal, Carissa Schoenick, and Oyvind Tafjord. Think you have solved question answering? try arc, the ai2 reasoning challenge. *arXiv preprint arXiv:1803.05457*, 2018.
- [12] Joel Coburn, Chunqiang Tang, Sameer Abu Asal, Neeraj Agrawal, Raviteja Chinta, Harish Dixit, Brian Dodds, Saritha Dwarakapuram, Amin Firoozshahian, Cao Gao, et al. Meta’s second generation ai chip: Model-chip co-design and productionization experiences. In *Proceedings of the 52nd Annual International Symposium on Computer Architecture*, pages 1689–1702, 2025.
- [13] James W Demmel. *Applied numerical linear algebra*. SIAM, 1997.
- [14] Tim Dettmers, Mike Lewis, Younes Belkada, and Luke Zettlemoyer. Gpt3. int8 (): 8-bit matrix multiplication for transformers at scale. *Advances in neural information processing systems*, 35:30318–30322, 2022.
- [15] Tim Dettmers, Mike Lewis, Sam Shleifer, and Luke Zettlemoyer. 8-bit optimizers via block-wise quantization. *arXiv preprint arXiv:2110.02861*, 2021.
- [16] Tim Dettmers, Artidoro Pagnoni, Ari Holtzman, and Luke Zettlemoyer. Qlora: Efficient finetuning of quantized llms, 2023.
- [17] Xuan Ding, Rui Sun, Yunjian Zhang, Xiu Yan, Yueqi Zhou, Kaihao Huang, Suzhong Fu, Chuanlong Xie, and Yao Zhu. Dipsvd: Dual-importance protected svd for efficient llm compression. *arXiv preprint arXiv:2506.20353*, 2025.
- [18] Haoheng Fan, Hao Zhou, Guangtai Huang, Parameswaran Raman, Xinwei Fu, Gaurav Gupta, Dhananjay Ram, Yida Wang, and Jun Huan. Hlat: High-quality large language model pre-trained on aws trainium. In *2024 IEEE International Conference on Big Data (BigData)*, pages 2100–2109. IEEE, 2024.
- [19] Amin Firoozshahian, Joel Coburn, Roman Levenstein, Rakesh Nattoji, Ashwin Kamath, Olivia Wu, Gurdeepak Grewal, Harish Aepala, Bhasker Jakka, Bob Dreyer, et al. Mtia: First generation silicon targeting meta’s recommendation systems. In *Proceedings of the 50th Annual International Symposium on Computer Architecture*, pages 1–13, 2023.
- [20] Elias Frantar and Dan Alistarh. Sparsegpt: Massive language models can be accurately pruned in one-shot. In *International conference on machine learning*, pages 10323–10337. PMLR, 2023.
- [21] Elias Frantar, Saleh Ashkboos, Torsten Hoefer, and Dan Alistarh. Optq: Accurate quantization for generative pre-trained transformers. In *International Conference on Learning Representations*, 2023.
- [22] Xinwei Fu, Zhen Zhang, Haozheng Fan, Guangtai Huang, Mohammad El-Shabani, Randy Huang, Rahul Solanki, Fei Wu, Ron Diamant, and Yida Wang. Distributed training of large language models on aws trainium. In *Proceedings of the 2024 ACM Symposium on Cloud Computing*, pages 961–976, 2024.
- [23] Song Guo, Jiahang Xu, Li Lyra Zhang, and Mao Yang. Compresso: Structured pruning with collaborative prompting learns compact large language models, 2023.
- [24] Shuai He, Guoheng Sun, Zheyu Shen, and Ang Li. What matters in transformers? not all attention is needed. *arXiv preprint arXiv:2406.15786*, 2024.
- [25] Lu Hou, Zhiqi Huang, Lifeng Shang, Xin Jiang, Xiao Chen, and Qun Liu. Dynabert: dynamic bert with adaptive width and depth. *NIPS ’20*, Red Hook, NY, USA, 2020. Curran Associates Inc.
- [26] Yen-Chang Hsu, Ting Hua, Sungjen Chang, Qian Lou, Yilin Shen, and Hongxia Jin. Language model compression with weighted low-rank factorization. *arXiv preprint arXiv:2207.00112*, 2022.
- [27] Edward J Hu, Yelong Shen, Phillip Wallis, Zeyuan Allen-Zhu, Yuanzhi Li, Shean Wang, Lu Wang, Weizhu Chen, et al. Lora: Low-rank adaptation of large language models. *ICLR*, 1(2):3, 2022.
- [28] Yuhao Ji, Chao Fang, and Zhongfeng Wang. Beta: Binarized energy-efficient transformer accelerator at the edge. In *2024 IEEE International Symposium on Circuits and Systems (ISCAS)*, pages 1–5. IEEE, 2024.
- [29] Norm Jouppi, George Kurian, Sheng Li, Peter Ma, Rahul Nagarajan, Lifeng Nai, Nishant Patil, Suvinay Subramanian, Andy Swing, Brian Towles, et al. Tpu v4: An optically reconfigurable supercomputer for machine learning with hardware support for embeddings. In *Proceedings of the 50th annual international symposium on computer architecture*, pages 1–14, 2023.
- [30] Norman P Jouppi, Doe Hyun Yoon, George Kurian, Sheng Li, Nishant Patil, James Laudon, Cliff Young, and David Patterson. A domain-specific supercomputer for training deep neural networks. *Communications of the ACM*, 63(7):67–78, 2020.
- [31] Liunian Harold Li, Jack Hessel, Youngjae Yu, Xiang Ren, Kai-Wei Chang, and Yejin Choi. Symbolic chain-of-thought distillation: Small models can also “think” step-by-step. *arXiv preprint arXiv:2306.14050*, 2023.
- [32] Zhiteng Li, Mingyuan Xia, Jingyuan Zhang, Zheng Hui, Linghe Kong, Yulin Zhang, and Xiaokang Yang. Adasvd: Adaptive singular value decomposition for large language models. *arXiv preprint arXiv:2502.01403*, 2025.
- [33] Aixin Liu, Bei Feng, Bing Xue, Bingxuan Wang, Bochao Wu, Chengda Lu, Chenggang Zhao, Chengqi Deng, Chenyu Zhang, Chong Ruan, et al. Deepseek-v3 technical report. *arXiv preprint arXiv:2412.19437*, 2024.
- [34] Shiwei Liu, Chen Mu, Hao Jiang, Yunzhengmao Wang, Jinshan Zhang, Feng Lin, Keji Zhou, Qi Liu, and Chixiao Chen. Hardsea: Hybrid analog-reram clustering and digital-sram in-memory computing accelerator for dynamic sparse self-attention in transformer. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 32(2):269–282, 2023.
- [35] Xinyin Ma, Gongfan Fang, and Xinchao Wang. Llm-pruner: On the structural pruning of large language models, 2023.
- [36] Mary Ann Marcinkiewicz. Building a large annotated corpus of english: The penn treebank. *Using Large Corpora*, 273:31, 1994.

- [37] Stephen Merity, Caiming Xiong, James Bradbury, and Richard Socher. Pointer sentinel mixture models. *arXiv preprint arXiv:1609.07843*, 2016.
- [38] Todor Mihaylov, Peter Clark, Tushar Khot, and Ashish Sabharwal. Can a suit of armor conduct electricity? a new dataset for open book question answering. *arXiv preprint arXiv:1809.02789*, 2018.
- [39] Roy Miles, Adrian Lopez Rodriguez, and Krystian Mikolajczyk. Information theoretic representation distillation, 2022.
- [40] AWS Neuron. neuronx-distributed-inference, 2025. Accessed: 2025-09-24.
- [41] Neuron Kernel Interface. Neuron kernel interface. <https://awsdocs-neuron.readthedocs-hosted.com/en/latest/general/nki/index.html>, 2025. Accessed: August 1, 2025.
- [42] Neuron Kernel Interface. Neuron kernel interface mm. https://awsdocs-neuron.readthedocs-hosted.com/en/latest/general/nki/tutorials/matrix_multiplication.html, 2025. Accessed: August 1, 2025.
- [43] Colin Raffel, Noam Shazeer, Adam Roberts, Katherine Lee, Sharan Narang, Michael Matena, Yanqi Zhou, Wei Li, and Peter J Liu. Exploring the limits of transfer learning with a unified text-to-text transformer. *Journal of machine learning research*, 21(140):1–67, 2020.
- [44] Keisuke Sakaguchi, Ronan Le Bras, Chandra Bhagavatula, and Yejin Choi. Winogrande: An adversarial winograd schema challenge at scale. *Communications of the ACM*, 64(9):99–106, 2021.
- [45] Victor Sanh, Thomas Wolf, and Alexander Rush. Movement pruning: Adaptive sparsity by fine-tuning. *Advances in neural information processing systems*, 33:20378–20389, 2020.
- [46] Shikhar Tuli and Niraj K Jha. Acceltran: A sparsity-aware accelerator for dynamic inference with transformers. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 42(11):4038–4051, 2023.
- [47] Georgios Tzanos, Christoforos Kachris, and Dimitrios Soudris. Hardware acceleration of transformer networks using fpgas. In *2022 Panhellenic Conference on Electronics & Telecommunications (PACET)*, pages 1–5. IEEE, 2022.
- [48] Zhongwei Wan, Xin Wang, Che Liu, Samiul Alam, Yu Zheng, Jiachen Liu, Zhongnan Qu, Shen Yan, Yi Zhu, Quanlu Zhang, et al. Efficient large language models: A survey. *arXiv preprint arXiv:2312.03863*, 2023.
- [49] Qinsi Wang, Jinghan Ke, Masayoshi Tomizuka, Yiran Chen, Kurt Keutzer, and Chenfeng Xu. Dobi-svd: Differentiable svd for llm compression and some new perspectives. *arXiv preprint arXiv:2502.02723*, 2025.
- [50] Xin Wang, Samiul Alam, Zhongwei Wan, Hui Shen, and Mi Zhang. Svd-llm v2: Optimizing singular value truncation for large language model compression. *arXiv preprint arXiv:2503.12340*, 2025.
- [51] Xin Wang, Yu Zheng, Zhongwei Wan, and Mi Zhang. SVD-LLM: Truncation-aware singular value decomposition for large language model compression. In *The Thirteenth International Conference on Learning Representations*, 2025.
- [52] Samuel Williams, Andrew Waterman, and David Patterson. Roofline: an insightful visual performance model for multicore architectures. *Communications of the ACM*, 52(4):65–76, 2009.
- [53] Xiaoxia Wu, Cheng Li, Reza Yazdani Aminabadi, Zhewei Yao, and Yuxiong He. Understanding int4 quantization for transformer models: Latency speedup, composableability, and failure cases, 2023.
- [54] Tengfei Xue, Xuefeng Li, Roman Smirnov, Tahir Azim, Arash Sadrieh, and Babak Pahlavan. Ninjallm: Fast, scalable and cost-effective rag using amazon sagemaker and aws trainium and inferentia2, 2024.
- [55] Yahma. Alpaca cleaned dataset. <https://huggingface.co/datasets/yahma/alpaca-cleaned>, 2023. Accessed: 2025-07-28.
- [56] An Yang, Anfeng Li, Baosong Yang, Beichen Zhang, Binyuan Hui, Bo Zheng, Bowen Yu, Chang Gao, Chengan Huang, Chenxu Lv, et al. Qwen3 technical report. *arXiv preprint arXiv:2505.09388*, 2025.
- [57] Shuo Yang, Sujay Sanghavi, Holakou Rahmaniyan, Jan Bakus, and S. V. N. Vishwanathan. Toward understanding privileged features distillation in learning-to-rank, 2022.
- [58] Zhihang Yuan, Yuzhang Shang, Yue Song, Qiang Wu, Yan Yan, and Guangyu Sun. Asvd: Activation-aware singular value decomposition for compressing large language models. *arXiv preprint arXiv:2312.05821*, 2023.
- [59] Rowan Zellers, Ari Holtzman, Yonatan Bisk, Ali Farhadi, and Yejin Choi. Hellaswag: Can a machine really finish your sentence? *arXiv preprint arXiv:1905.07830*, 2019.
- [60] Minjia Zhang and Yuxiong He. Accelerating training of transformer-based language models with progressive layer dropping. *Advances in neural information processing systems*, 33:14011–14023, 2020.
- [61] Xunyu Zhu, Jian Li, Yong Liu, Can Ma, and Weiping Wang. A survey on model compression for large language models. *Transactions of the Association for Computational Linguistics*, 12:1556–1577, 2024.