

# **EC2x-Quecopen**

# **Switch Configuration of SPI and UART**

**LTE Module Series**

Rev. EC2x-Quecopen\_Switch\_Configuration\_of\_SPI-UART

Date: 2018-06-01

Status: Preliminary



**Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:**

**Quectel Wireless Solutions Co., Ltd.**

7<sup>th</sup> Floor, Hongye Building, No.1801 Hongmei Road, Xuhui District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: [info@quectel.com](mailto:info@quectel.com)

**Or our local office. For more information, please visit:**

<http://www.quectel.com/support/sales.htm>

**For technical support, or to report documentation errors, please visit:**

<http://www.quectel.com/support/technical.htm>

Or email to: [support@quectel.com](mailto:support@quectel.com)

**GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

**COPYRIGHT**

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

***Copyright © Quectel Wireless Solutions Co., Ltd. 2018. All rights reserved.***

## About the Document

### History

Revision	Date	Author	Description
1.0	2018-06-01	Matthew MA	Initial

---

## Contents

About the Document .....	3
Contents .....	4
<b>1 Introduction .....</b>	<b>5</b>
<b>2 Pin Multiplexing Introduction .....</b>	<b>6</b>
2.1. SPI-UART Multiplexed Pin .....	6
<b>3 Linux Kernel Configuration .....</b>	<b>7</b>
3.1. SPI Driver Configuration .....	7
3.2. UART Driver Configuration .....	7
<b>4 Switch Configuration of SPI and UART .....</b>	<b>9</b>
4.1. SPI Configuration .....	9
4.2. UART Configuration .....	10
4.3. Function Verification .....	10

# 1 Introduction

From the perspective of user development, this document introduces how to switch the pin function when SPI and UART pins are multiplexed, which helps customers flexibly configure their peripheral resources for easy and fast development.

Quectel  
Confidential

## 2 Pin Multiplexing Introduction

The EC2X platform provides a 4-line SPI interface which can also be configured as UART functions. Customers can configure them according to their needs.

### 2.1. SPI-UART Multiplexed Pin

SPI-UART multiplexed pins are shown as follow, also can refer to **Quectel\_EC20 R2.1\_QuecOpen\_GPIO\_Assignment\_Speadsheet**.

Table 1: SPI-UART Multiplexed Pin

Pin Name	Pin Number	Mode 1 (As default)	Mode 2	Mode 3	Reset Status	Wakeup Interrupt	Mark
SPI_CS_N	37	SPI_CS_N_BLSP6	GPIO_22	UART_RTS_BLSP6	B-PD,L	YES	
SPI_MOSI	38	SPI_MOSI_BLSP6	GPIO_20	UART_TXD_BLSP6	B-PD,L	YES	
SPI_MISO	39	SPI_MISO_BLSP6	GPIO_21	UART_RXD_BLSP6	B-PD,L	YES	
SPI_CLK	40	SPI_CLK_BLSP6	GPIO_23	UART_CTS_BLSP6	B-PU,H	NO	BOOT - CONFI G_4

GPIO20, GPIO21, GPIO22, GPIO23 can be multiplexed by SPI6 and UART6, please note that SPI6 and UART6 are based on the node number in DTS.

## 3 Linux Kernel Configuration

In Linux systems, if users want to use peripherals, must have peripheral drivers. The main peripheral drivers are usually compiled directly into the kernel and when the system starts up, the peripherals would be loaded. The loading process is completed by the driver program.

### 3.1. SPI Driver Configuration

Under SDK directory, execute below command.

```
$ make kernel_menuconfig
```

```

SPI support
> selects submenus ---> (or empty submenus ----). Highlighted letters are hotkeys. Pressing <Y> includes, <N> excludes, <B>
for Search. Legend: [*] built-in [ ] excluded <M> module <> module capable

--- SPI support
[ ] Debug support for SPI drivers
*** SPI Master Controller Drivers ***
<> Altera SPI Controller
<> Utilities for Bitbanging SPI masters
<> Cadence SPI controller
<> GPIO-based bitbanging SPI Master
[ ] Freescale SPI controller and Aeroflex Gaisler GRLIB SPI controller
<> OpenCores tiny SPI
<> Rockchip SPI controller driver
<> Qualcomm SPI controller with QUP interface
<> NXP SL1815682/682B/683 I2C to SPI bridge
<> Analog Devices AD-FMCOMMS1-EBZ SPI-I2C-bridge driver
<> Xilinx SPI controller common module
<> DesignWare SPI controller core support
*** SPI Protocol Masters ***
<M> User mode SPI device driver support
<M> Quectel spi-channel device driver support
<> Infineon TLE62AB (for power switching)
  
```

Make sure the configuration in the red frame is completed. The first part is configured with the SPI bus driver, so that the EC2X platform can drive the SPI bus, the second is the SPI general device driver, the user can send and receive SPI through this driver, and the third is the 6-line SPI driver, which is up to the user to decide whether or not to configure it.

### 3.2. UART Driver Configuration

Under SDK directory, execute below command.

```
$ make kernel_menuconfig
```

```

Serial drivers
s submenus ---> (or empty submenus ----). Highlighted letters are hotkeys. Pressing <Y> includes, <N> excludes, <M> module, <C> module capable
arch. Legend: [*] built-in [ ] excluded <M> module <C> module capable

<C> 8250/16550 and compatible serial support
*** Non-8250 serial port support ***
[ ] Early console using ARM semihosting
<C> MAX3100 support
<C> MAX310X support
[*] MSM UART High Speed: Serial Driver
[*] MSM UART High Speed : Legacy mode Serial Driver
[*] MSM High speed serial legacy mode console support
<C> SCCNXP serial port support
<C> SC16IS7xx serial support
<C> Altera JTAG UART support
<C> Altera UART support
<C> SPI protocol driver for Infineon 6x60 modem (EXPERIMENTAL)
[*] Enable tty device interface for some SMD ports
<C> Cadence (Xilinx Zynq) UART support
<C> ARC UART driver support
<C> Freescale lpuart serial port support
<C> ST ASC serial port support

```

Make sure the configuration in the red frame is completed, in which, the second part is the uart driver for the multiplexed pins.



## 4 Switch Configuration of SPI and UART

At this time, there are already UART driver and SPI driver in kernel, please configure them in DTS to determine the use of GPIO20-23.

### 4.1. SPI Configuration

The UART driver in Linux already exists, when the user wants to use GPIO 20~23 as the UART, as long as it is enabled in DTS, Linux can load it normally.

Refer to Figure 1, the corresponding node number of SPI in DTS is 6, in the kernel directory, find file `mdm9607-mtp.dtsi` in the `arch/arm/boot/dts/qcom/` directory, this file is the master switch of the peripheral. Find the SPI node with node number 6 and set status to "ok" to enable SPI, meanwhile, find the UART node with node number 6 and set status to "disabled" to disable UART. At this time, the function of GPIO20-23 is SPI.

```
00049:
00050: &spi_6 {
00051:     status = "ok";
00052: };
00053:
00054: &blspi_uart3 {
00055:     status = "ok";
00056: };
00057: |
00058: &blspi_uart2 {
00059:     status = "ok"; //if need, user can enable by themselves
00060:     pinctrl-names = "sleep", "default";
00061:     pinctrl-0 = <&blspi_uart2_sleep>;
00062:     pinctrl-1 = <&blspi_uart2_active>;
00063: };
00064:
00065: &blspi_uart6 {
00066:     status = "disabled";
00067: };
00068:
```

## 4.2. UART Configuration

Refer to Figure 1, the corresponding node number of UART in DTS is 6, in the kernel directory, find file `mdm9607-mtp.dtsi` in the `arch/arm/boot/dts/qcom/` directory, this file is the master switch of the peripheral. Find the UART node with node number 6 and set status to "ok" to enable UART, meanwhile, find the SPI node with node number 6 and set status to "disabled" to disable SPI. At this time, the function of GPIO20-23 is UART.

```
00050: &spi_6 {
00051:     status = "disabled";
00052: };
00053:
00054: &blspi_uart3 {
00055:     status = "ok";
00056: };
00057:
00058: &blspi_uart2 {
00059:     status = "ok"; //if need, user can enable by themselves
00060:     pinctrl-names = "sleep", "default";
00061:     pinctrl-0 = <&blspi_uart2_sleep>;
00062:     pinctrl-1 = <&blspi_uart2_active>;
00063: };
00064:
00065: &blspi_uart6 {
00066:     status = "ok";
00067: };
00068:
```

## 4.3. Function Verification

Please refer to **Quectel\_EC2X-QuecOpen\_SPI\_Guidelines** and **Quectel\_EC2X-QuecOpen\_UART\_Guidelines** to verify the corresponding function.