

EC2x-Quecopen

Modifying and Configuring

UART Console

LTE Standard Module Series

Rev. EC2x-Quecopen_Modifying_and _Configuring_UART_Console_V1.0

Date: 2018-05-31

Status: Preliminary



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

Quectel Wireless Solutions Co., Ltd.

7th Floor, Hongye Building, No.1801 Hongmei Road, Xuhui District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local office. For more information, please visit:

<http://www.quectel.com/support/sales.htm>

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>

Or email to: support@quectel.com

GENERAL NOTES

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

COPYRIGHT

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2019. All rights reserved.

About the Document

History

Revision	Date	Author	Description
1.0	2018-05-31	Matthew MA	Initial

Contents

About the Document.....	2
Contents.....	3
1 Introduction	4
2 Debug UART Release	5
2.1. Disabling Log Output of About	5
2.2. Disabling Log Output in the Process of Linux Booting	6
2.3. Cancelling Linux Console	6
2.4. Verification.....	7
3 Enabling UART1	8
4 Configuring UART1 Flow Control Pins (Optional)	9
4.1. Viewing Pins in UART1	9
4.2. Applying Hardware Flow Control of UART1	10
5 Increasing Flow Control Pins for Debug UART (Optional, Supported by Individual Hardware)	12
6 Configuring UART1 as the Console.....	13
6.1. Correspondence of UART1 on Linux Device.....	13
6.2. Configuring UART1 as Linux Console	13
7 Verifying Linux Console.....	15
8 Verifying Debug UART Function Test	16
8.1. Introduction and Compilation of Example	16
8.2. Function Test	16
8.2.1. Disabling Flow Control	17
8.2.2. Enabling Hardware Flow Control	18
8.2.3. Enabling Software Flow Control.....	19
8.2.3.1. Description of Software Flow Control XON/XOFF Character	19
8.2.3.2. Software Flow Control Test	19
9 Appendix A References.....	22

1 Introduction

This document mainly introduces how to configure UART, modify or cancel the console on EC2x modules in order to support the customers to select UART functions and configure specified consoles according to specific situations. Please refer to *Quectel_EC2X-QuecOpen_UART_Development_Guide.pdf* for UART introductions.

This document mainly applies to the global market. Currently LTE Standard modules that support this includes:

- EC2x: EC20 R2.1/EC25/EC21

2 Debug UART Release

The default console of Linux is debug UART. To change the console, please first release the debug UART.

There are mainly three steps to release the debug UART.

- Disabling log output of about;
- Disabling log output in the process of Linux booting;
- Cancelling Linux console.

2.1. Disabling Log Output of About

During the process of About booting, it will print messages to debug UART by default. To cancel these printed messages, it is necessary to modify and recompile about.

- Turn off about print macro.

```
$ vim project/mdm9607.mk +19
```

```
ol@ql-Ubuntu:~/Perforce/Matthew_Linux_PC01/Qualcomm/MDM9x07/OpenLinux/MCU_R06_update01/apps_proc/oe-core/build/tmp-glibc/deploy/sdk/ql-ol-sdk$ ls
EC2BCE_FAG_changelist Makefile ql-ol-bootloader ql-ol-crosstool ql-ol-crosstool.tar.bz2 ql-ol-exts ql-ol-rootfs ql-ol-usrdata target
ol@ql-Ubuntu:~/Perforce/Matthew_Linux_PC01/Qualcomm/MDM9x07/OpenLinux/MCU_R06_update01/apps_proc/oe-core/build/tmp-glibc/deploy/sdk/ql-ol-sdk$ vim ql-ol-bootloader/project/mdm9607.mk +19
ol@ql-Ubuntu:~/Perforce/Matthew_Linux_PC01/Qualcomm/MDM9x07/OpenLinux/MCU_R06_update01/apps_proc/oe-core/build/tmp-glibc/deploy/sdk/ql-ol-sdk$
```

Assign WITH_DEBUG_UART to 0.

```
13 endif
14
15 ifeq ($(TARGET_BOOTIMG_SIGNED),true)
16 CFLAGS += -D_SIGNED_KERNEL=1
17 endif
18
19 DEFINES += WITH_DEBUG_UART=0
20 DEFINES += WITH_DEBUG_LOG_BUF=1
21 DEFINES += DEVICE_TREE=1
22 DEFINES += CONTIGUOUS_MEMORY=1
23
24 DEFINES += SPMI_CORE_V2=1
25 DEFINES += BAM_V170=1
```

- Recompile about

```
$ make kernel
```

2.2. Disabling Log Output in the Process of Linux Booting

During the process of Linux booting, it will print some messages. To remove these messages, it is necessary to modify the boot parameters that about passes to Linux kernel.

- A. To disable log output in the process of Linux booting, please execute the following command in sdk directory (\$ is the command line prompt).

```
$ sed -i 's/console=ttyHSL0,115200,n8/console=disable/g'
ql-ol-extsdk/tools/quectel_mkboot/mkqcomboot
```

- B. Recompile kernel.

```
$ make kernel_menuconfig
$ make kernel
```

NOTE

1. Restore the log when Linux starts by executing **sed -i 's/console=disable/console=ttyHSL0,115200,n8/g' ql-ol-extsdk/tools/quectel_mkboot/mkqcomboot.**
2. To disable log, please do not execute **make debug_kernel_menuconfig** to configure the kernel, otherwise the kernel will crash.

2.3. Cancelling Linux Console

The Linux console specifies in file /etc/inittab of rootfs. Cancel Linux console by modifying this file.

First, open the file inittab, e.g. vim ql-ol-rootfs/etc/inittab.

```
ps_proc/oe-core/build/tmp-glibc/dep/oy/sdk/ql-ol-sdk$ vim ql-ol-rootfs/etc/inittab
```

Comment out the sentences of the specified console.

```
45 m2:5:respawn:/usr/bin/mbimd
46 m3:5:once:/sbin/usb/compositions/quec_mbim_check
47
48 $S:2345:respawn:/sbin/getty -L ttyHSL0 115200 console
-- 插入 --
```

Recompile rootfs:

```
$ make rootfs
```

2.4. Verification

After completing the steps in **Chapter 2.1, 2.1, 2.3**, use ADB to re-download aboot, kernel and rootfs. If debug UART no longer has **any output** after booting and it **can be logged in via ADB shell**, it means that the debug UART is successfully released.

3 Enabling UART1

Debug UART is usually enabled in the kernel. To configure other UART, it only needs to configure the corresponding DTS. This chapter takes UART1 as an example to introduce all the steps to configure one UART.

The UART driver on Linux has already existed. When kernel starts, the driver will probe the device to check if it is enabled. As long as the UART1 is enable in DTS, Linux can load it normally.

First, open the comparison table of the pins and check the pins and the names of UART1. As shown in the figure below, it can be seen that the pins of UART1 are GPIO4 and GPIO5. If hardware flow control is applied, GPIO6 and GPIO7 will be needed. The name of UART1 in DTS is UART2.

53	41	I2C_SCL	Edge	I2C interface, host only	I2C_SCL_BLSP2	GPIO_7	UART_CTS_BLSP2	GPIO_7
54	42	I2C_SDA	Edge		I2C_SDA_BLSP2	GPIO_6	UART_RTS_BLSP2	GPIO_6
55	62	GPIO6	Edge		GPIO_75	--	--	GPIO_75
56	63	UART1_TXD	Edge	UART interface	UART_TXD_BLSP2	GPIO_4		GPIO_4
57	66	UART1_RXD	Edge		UART_RXD_BLSP2	GPIO_5		GPIO_5

Under the directory of kernel, find mdm9607-mtp.dtsi under directory *arch/arm/boot/dts/qcom/*. This file is the main switch of the peripheral device. Find blsp1_uart2 and enable UART1 by changing the status from disable to ok.

```
00055:         status = "ok",
00056:     };
00057:
00058: &blsp1_uart2 {
00059:     status = "ok"; //if need, user can enable by themselves
00060:     pinctrl-names = "sleep", "default";
00061:     pinctrl-0 = <&blsp1_uart2_sleep>;
00062:     pinctrl-1 = <&blsp1_uart2_active>;
00063: };
00064:
00065: &blsp1_uart6 {
00066:     status = "disabled";
```

4 Configuring UART1 Flow Control Pins (Optional)

4.1. Viewing Pins in UART1

The node of UART1 in DTS file is blsp1_uart2.

```
00055:     status = "ok",
00056: };
00057:
00058: &blsp1_uart2 {
00059:     status = "ok"; //if need, user can enable by themselves
00060:     pinctrl-names = "sleep", "default";
00061:     pinctrl-0 = <&blsp1_uart2_sleep>;
00062:     pinctrl-1 = <&blsp1_uart2_active>;|
00063: };
00064:
00065: &blsp1_uart6 {
00066:     status = "disabled";
```

Find the pinctrl attribute of &blsp1_uart2 in mdm9607-mtp.dtsi or mdm9607.dtsi under the directory of arch/arm/boot/dts/qcom/. As shown in the figure above, the pinctrl attribute quotes **blsp1_uart2_active** and **blsp1_uart2_sleep**. blsp1_uart2_active and blsp1_uart2_sleep can be found in mdm9607-pinctrl.dtsi under the same directory. Please see the figure shown below.

```
00085:     blsp1_uart2_sleep: blsp1_uart2_sleep {
00086:         mux {
00087:             pins = "gpio4", "gpio5";
00088:             function = "gpio";
00089:         };
00090:         config {
00091:             pins = "gpio4", "gpio5";
00092:             drive-strength = <2>;
00093:             bias-pull-down;
00094:             output-low;
00095:         };
00096:     };
00097:
00098:     blsp1_uart2_active: blsp1_uart2_active {
00099:         mux {
00100:             pins = "gpio4", "gpio5";
00101:             function = "blsp_uart2";
00102:         };
00103:         config {
00104:             pins = "gpio4", "gpio5";
00105:             drive-strength = <2>;
00106:             bias-disable;
00107:         };
00108:     };
00109:
```

Compare the pins of UART1:

Pin	Signal	Mode	Function	GPIO	Direction	IO Type	IO Mode	IO Pin	IO Mode	IO Pin	IO Mode	IO Pin	IO Mode
40	SPI_CLK	Edge	I2C interface, host only	SPI_CLK_BLSPP6	GPIO_23	UART_CTS_BLSPP6	GPIO_23	KEEPER	GPIO_23	IN/PD/2	SPI_CLK_BLSPP6	out/NF	
41	I2C_SCL	Edge		I2C_SCL_BLSPP2	GPIO_7	UART_CTS_BLSPP2	GPIO_7	KEEPER	GPIO_7	IN/PD/2	I2C_SCL	out/N	
42	I2C_SDA	Edge	I2C interface, host only	I2C_SDA_BLSPP2	GPIO_6	UART_RTS_BLSPP2	GPIO_6	KEEPER	GPIO_6	IN/PD/2	I2C_SDA	NP/	
62	GPIO6	Edge		GPIO_75	--	--	GPIO_75	KEEPER	GPIO_75	In/PD	GPIO_75	In/PI	
63	UART1_TXD	Edge	UART interface	UART_TXD_BLSPP2	GPIO_4		GPIO_4	out/PD/2	UART_TXD_BLSPP2	out/NP/2	UART_TXD_BLSPP2	out/N	
66	UART1_RXD	Edge		UART_RXD_BLSPP2	GPIO_5		GPIO_5	out/PD/2	UART_RXD_BLSPP2	IN/NP	UART_RXD_BLSPP2	IN/NF	
64	MAIN_CTS	Edge	MAIN UART	UART_CTS_BLSPP3	GPIO_3	--	GPIO_3	out-Low/NP/2	UART_CTS_BLSPP3	IN/NP/2	UART_CTS_BLSPP3	out/N	
65	MAIN_RTS	Edge		UART_RTS_BLSPP3	GPIO_2	--	GPIO_2	out-Low/NP/2	UART_RTS_BLSPP3	IN/NP/2	UART_RTS_BLSPP3	IN/NF	

Currently UART1 only uses two pins: RX and TX. Because GPIO6 and GPIO7 are used as I2C, it is necessary to disable I2C and add flow control pins if users apply the flow control of UART1.

4.2. Applying Hardware Flow Control of UART1

Please refer to the following configuration:


A. Add RTS and CTS pins.

```

00079: pins = "gpio8", "gpio9", "gpio10", "gpio11";
00080: drive-strength = <2>;
00081: bias-pull-down;
00082: };
00083: };
00084:
00085: blsp1_uart2_sleep: blsp1_uart2_sleep {
00086: mux {
00087: pins = "gpio4", "gpio5", "gpio6", "gpio7";
00088: function = "gpio";
00089: };
00090: config {
00091: pins = "gpio4", "gpio5", "gpio6", "gpio7";
00092: drive-strength = <2>;
00093: bias-pull-down;
00094: output-low;
00095: };
00096: };
00097:
00098: blsp1_uart2_active: blsp1_uart2_active {
00099: mux {
00100: pins = "gpio4", "gpio5", "gpio6", "gpio7";
00101: function = "blsp_uart2";
00102: };
00103: config {
00104: pins = "gpio4", "gpio5", "gpio6", "gpio7";
00105: drive-strength = <2>;
00106: bias-disable;
00107: };
00108: };

```

B. Disable I2C



```

00025: qca, bt-vdd-xtal-voltage-level = <1800000 1800000>;
00026: };
00027: };
00028: };
00029: &soc {
00030: };
00031: };
00032: &blsp1_uart5 {
00033:     status = "ok";
00034:     pinctrl-names = "sleep", "default";
00035:     pinctrl-0 = <&uart_console_sleep>;
00036:     pinctrl-1 = <&uart_console_active>;
00037: };
00038: };
00039: //2016-01-21, modify by jun.wu, change i2c-4 to i2c-2
00040: &i2c_2 {
00041:     status = "disable";
00042: };
00043: };
00044: &i2c_4 {
00045:     status = "ok";
00046: };
00047: };
00048: //2016-01-19, comment out by jun.wu, remove UART3 && spi_1 from device tree
00049: };
00050: &spi_6 {
00051:     status = "ok";

```

5 Increasing Flow Control Pins for Debug UART (Optional, Supported by Individual Hardware)

For individual users' hardware, it is only valid when debug UART connects RTS and CTS configuration externally. Please refer to the previous chapter for the configuring process. The flow control pins of debug UART are not multiplexed, so it is unnecessary to disable other peripheral devices. The configured pins are shown below:



```

- [Mdm9607-pinctrl.dtsi (arch\...\qcom)]
Options View Window Help
00051:         };
00052:     config {
00053:         pins = "gpio42";
00054:         drive-strength = <2>;
00055:         bias-disable;
00056:         output-high;
00057:     };
00058: };
00059:
00060: uart_console_sleep: uart_console_sleep {
00061:     mux {
00062:         pins = "gpio8", "gpio9", "gpio10", "gpio11";
00063:         function = "gpio";
00064:     };
00065:     config {
00066:         pins = "gpio8", "gpio9", "gpio10", "gpio11";
00067:         drive-strength = <2>;
00068:         bias-pull-down;
00069:         output-low;
00070:     };
00071: };
00072:
00073: uart_console_active: uart_console_active {
00074:     mux {
00075:         pins = "gpio8", "gpio9", "gpio10", "gpio11";
00076:         function = "blsp_uart5";
00077:     };
00078:     config {
00079:         pins = "gpio8", "gpio9", "gpio10", "gpio11";
00080:         drive-strength = <2>;
00081:         bias-pull-down;
00082:     };
00083: };
00084:
00085:

```

6 Configuring UART1 as the Console

6.1. Correspondence of UART1 on Linux Device

To take UART1 as the console, please first understand the corresponding device of UART1 on Linux system. For example, the debug UART on Linux is /dev/ttyHSL0.

Open the file mdm9607-mtp.dtsi under the directory *arch/arm/boot/dts/qcom/*. The UART configured to ok are blsp1_uart5 (debug UART), blsp1_uart3 (High-speed UART) and blsp1_uart2 (UART1). High-speed UART is not ttyHSL* device on Linux system, so the device files on Linux system corresponding to debug UART and UART1 are /dev/ttyHSL0 and /dev/ttyHSL1 respectively according to the sequence of their appearance

```
00032: &blsp1_uart5 {
00033:     status = "ok";
00034:     pinctrl-names = "sleep", "default";
00035:     pinctrl-0 = <&uart_console_sleep>;
00036:     pinctrl-1 = <&uart_console_active>;
00037: };
00038:
00039: //2016-01-21, modify by jun.wu, change i2c-4 to i2c-2
00040: &i2c_2 {
00041:     status = "ok";
00042: };
00043:
00044: &i2c_4 {
00045:     status = "ok";
00046: };
00047:
00048: //2016-01-19, comment out by jun.wu, remove UART3 && spi_1 from device tree
00049:
00050: &spi_6 {
00051:     status = "ok";
00052: };
00053:
00054: &blsp1_uart3 {
00055:     status = "ok";
00056: };
00057:
00058: &blsp1_uart2 {
00059:     status = "ok"; //if need, user can enable by themselves
00060:     pinctrl-names = "sleep", "default";
00061:     pinctrl-0 = <&blsp1_uart2_sleep>;
00062:     pinctrl-1 = <&blsp1_uart2_active>;
00063: };
```

6.2. Configuring UART1 as Linux Console

Linux console specifies in file /etc/inittab of rootfs. Open file inittab:

```
$ vim ql-ol-rootfs/etc/inittab
```

Restore the 48 lines commented out in **Chapter2.3** and change ttyHSL0 to ttyHSL1.

```
45 m2:5:respawn:/usr/bin/mbimd
46 m3:5:once:/sbin/usb/compositions/quec_mbim_check
47
48 S:2345:respawn:/sbin/getty -L ttyHSL1 115200 console
-- Insert --
```

Recompile rootfs and download it.

```
$ make rootfs
```

7 Verifying Linux Console

After modifying it according to **Chapter 2-6**, compiling and downloading the kernel and rootfs, reboot the Linux system. It can be found that only the log that SBL outputs disappear in the original debug UART.

```

U - 367500 - SBL version 0, Platform 10.0, major 10.1, minor 10.0, subtype 0
B - 370758 - sbl1_ddr_set_params, Start
B - 374509 - Pre_DDR_clock_init, Start
D - 213 - Pre_DDR_clock_init, Delta
D - 0 - sbl1_ddr_set_params, Delta
B - 387289 - pm_driver_init, Start
D - 4483 - pm_driver_init, Delta
B - 393602 - cpr_init, Start
D - 91 - cpr_init, Delta
B - 398147 - cpr_cx_mx_apc_vol_update, Start
D - 91 - cpr_cx_mx_apc_vol_update, Delta
B - 412726 - sbl1_qhsusb_al_do_fast_enum, Start
D - 0 - sbl1_qhsusb_al_do_fast_enum, Delta
B - 415989 - clock_init, Start
D - 152 - clock_init, Delta
B - 421784 - boot_flash_init, Start
D - 37362 - boot_flash_init, Delta
B - 463234 - Image Load, Start
D - 61244 - QSEE Image Loaded, Delta - (490652 Bytes)
B - 525545 - sbl1_efs_handle_cookies, Start
D - 0 - sbl1_efs_handle_cookies, Delta
B - 531584 - Devcfg Partition does not exist
B - 535854 - Image Load, Start
D - 30 - SEC Image Loaded, Delta - (0 Bytes)
B - 543540 - Image Load, Start
D - 26871 - RPM Image Loaded, Delta - (152464 Bytes)
B - 570472 - Image Load, Start
D - 39558 - APPSBL Image Loaded, Delta - (373532 Bytes)
B - 610091 - QSEE Execution, Start
D - 183 - QSEE Execution, Delta
B - 615856 - SBL1, End
D - 511577 - SBL1, Delta
S - Throughput, 3000 KB/s (1017068 Bytes, 285935 us)
S - DDR Frequency, 240 MHz

```

After Linux boot is completed, open UART1 on the computer, then you can log in the Linux console.

```

msm 201804281307 mdm9607-perf /dev/ttyHSL1

mdm9607-perf login: root
Password:
root@mdm9607-perf:~# ls
root@mdm9607-perf:~# █

```


8 Verifying Debug UART Function Test

8.1. Introduction and Compilation of Example

Here is an example of main UART, namely `/dev/ttyHS0`.

In the example, the main thread writes data to the UART every second, and users can open the COM port of the host to receive data; at the same time, the child thread is monitoring RX if there is data coming in. Users send data to RX from the COM port of the host, the main UART will receive it and print it out.

```
3
4 #define QL_UART1_DEV "/dev/ttyHS0"
5
6 static int fd_uart = -1;
```

Enter the directory of `ql-ol-sdk/ql-ol-extsdk/example/uart`, and `make` generates executable program of `example_uart`. The premise of compiling is that the initialization of the cross-compilation environment has been completed.

Source `ql-ol-crosstool/ql-ol-crosstool-env-init`

```
gale@eve-linux02:~/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-extsdk/example/uart$ make
arm-oe-linux-gnueabi-gcc -march=armv7-a -mfloat-abi=softfp -mfpu=neon -O2 -fexpensive-
de -I/home/gale/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-crosstool/sysroots/armv7a-vfp-neon-oe-
eon-oe-linux-gnueabi/usr/include -I/home/gale/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-crosst
-ol-crosstool/sysroots/armv7a-vfp-neon-oe-linux-gnueabi/usr/include/dsutils -I/home/gale
home/gale/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-crosstool/sysroots/armv7a-vfp-neon-oe-linu
-ol-crosstool/sysroots/armv7a-vfp-neon-oe-linux-gnueabi/usr/include -I/home/gale/MDM9x07
MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-crosstool/sysroots/armv7a-vfp-neon-oe-linux-gnueabi/us
gnueabi/usr/include/dsutils -I/home/gale/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-crosstool/s
osstool/sysroots/armv7a-vfp-neon-oe-linux-gnueabi/usr/include/qmi-framework -L./ -L/hor
arm-oe-linux-gnueabi-gcc -march=armv7-a -mfloat-abi=softfp -mfpu=neon -L./ -L/home/gale
9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-extsdk/example/uart/../../lib -lrt -lpthread /home/gale
gale@eve-linux02:~/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-extsdk/example/uart$
gale@eve-linux02:~/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-extsdk/example/uart$
gale@eve-linux02:~/MDM9x07/SDK_FAG0130/ql-ol-sdk/ql-ol-extsdk/example/uart$ ls
example_uart example_uart.c example_uart.o Makefile
```

8.2. Function Test

8.2.1. Disabling Flow Control

```
baudrate = atoi(argv[1]);
fd_uart = QL_UART_Open(QL_UART1_DEV, baudRate, FC_NONE);
printf("< open(\"%s\", %d)=%d\n", QL_UART1_DEV, baudRate, fd_uart);
```

1. Compile and upload the example_uart to the module via adb push<the path of example_uart in the host >, < internal path of the module, such as /usrdata>
Or
UART protocol, RZ.
2. Execute example_uart 115200, and open the corresponding COM port with corresponding baud rate and no flow control on the host as follows.

```
root@mdm9607-perf:/usrdata# ./example_uart 115200
< OpenLinux: UART example >
< open("/dev/ttyHS0", 115200)=3
```

The screenshot displays the QCOM_V1.6 UART console interface. On the left, a terminal window shows the execution of the example_uart program, which repeatedly writes 'hello quectel' to the UART. On the right, the 'COM Port Setting' dialog box is open, showing the configuration for the UART connection. The dialog includes fields for COM Port (7), Baudrate (115200), Stop Bits (1), Parity (None), Byte Size (8), and Flow Control (No Ctrl Flow). Red annotations highlight the baudrate and flow control settings, stating: 'The baudrate must match that we use in module' and 'select no flow control'. Below the settings, a list of data received from the module is shown, with a red box around it and the label 'Uart data from Module'. At the bottom, the 'Operation' section includes checkboxes for DTR, RTS, View File, Show Time, HEX String, Show In HEX, and Send With Enter, along with an input string field containing 'hello quectel' and a 'Send Command' button.

8.2.2. Enabling Hardware Flow Control

Premise: To enable hardware flow control, it needs to connect RTS and CTS of the debug UART in the customers' EVB board externally. OPEN_EVB cannot be tested.

Modify example to enable hardware flow control.

```
fd_uart = Ql_UART_Open(QL_UART1_DEV, baudRate, FC_RTSCS);  
printf("< open(\"%s\", %d)=%d\n", QL_UART1_DEV, baudRate, fd_uart);
```

1. Compile and upload example_uart to the module via adb push<the path of example_uart in the host>, < internal path of the module, such as /usrdata>
Or
UART protocol, RZ.
2. Execute example_uart 115200, and open the corresponding COM port with corresponding baud rate and hardware flow control on the host as follows.

```
root@mdm9607-perf:/usrdata# ./example_uart 115200  
< OpenLinux: UART example >  
< open("/dev/ttyHS0", 115200)=3
```

The screenshot displays the QCOM_V1.6 UART console interface. On the left is a terminal window showing a series of 'read(uart)=15:hello quectel' and 'write(fd=3)=40' commands. On the right is the 'COM Port Setting' panel. The 'Baudrate' is set to 115200, and 'Flow Control' is set to 'HW Ctrl Flow'. A red box highlights the 'Baudrate' and 'Flow Control' settings, with a red arrow pointing to the 'Baudrate' dropdown. A red text annotation says 'The baudrate must match that we use in module'. Another red text annotation says 'HW flow control' pointing to the 'Flow Control' dropdown. Below the settings panel is a log window showing a series of 'uart test' messages. A red box highlights the log messages, and a red text annotation says 'Uart data from Module'. At the bottom is an 'Operation' panel with checkboxes for 'DTR', 'RTS', 'View File', 'Show Time', 'HEX String', 'Show In HEX', and 'Send With Enter'. The 'Input String' field contains 'hello quectel'.

8.2.3. Enabling Software Flow Control

8.2.3.1. Description of Software Flow Control XON/XOFF Character

XOFF/XON representations in ASCII

Code	Meaning	ASCII	Dec	Hex	Keyboard
XOFF	Pause transmission	DC3	19	13	Ctrl + S
XON	Resume transmission	DC1	17	11	Ctrl + Q

8.2.3.2. Software Flow Control Test

Modify example to enable hardware flow control.


```
fd_uart = QL_UART_Open(QL_UART1_DEV, baudRate, FC_XONXOFF);  
printf("< open(\"%s\", %d)=%d\\n", QL_UART1_DEV, baudRate, fd_uart);
```

1. Compile and upload example_uart to the module via adb push<the path of example_uart in the host>, < internal path of the module, such as /usrdata>
Or
UART protocol, RZ.
2. Execute example_uart 115200, and open the corresponding COM port with corresponding baud rate and hardware flow control on the host as follows.

```
root@mdm9607-perf:/usrdata# ./example_uart 115200  
< OpenLinux: UART example >  
< open("/dev/ttyHS0", 115200)=3
```

Type Ctrl+Shift+S on the keyboard in the UART software of the host, or send hexadecimal 0x13 when enabling software flow control to transfer data, the module side will stop data transmission immediately. Resume data transmission by Ctrl+Shift+Q or sending 0x11 to verify that the software flow control is normal.

The screenshot displays the QCOM_V1.6 UART console interface. On the left, a terminal window shows a series of commands and responses: `< no data >`, `< write(fd=3)=40`, `< read(uart)=15:hello quectel`, and `< write(fd=3)=40`. A red box highlights the `< read(uart)=15:hello quectel` line, with a red arrow pointing to the text "Uart data from pc".

On the right, the "COM Port Setting" dialog box is open. The "COM Port" is set to 7, "Baudrate" is 115200, "Stop Bits" is 1, "Parity" is None, "ByteSize" is 8, and "Flow Control" is SW Ctrl Flow. A red box highlights the "Baudrate" field, with a red arrow pointing to the text "The baudrate must match that we use in module". Another red box highlights the "Flow Control" field, with a red arrow pointing to the text "SW flow control".

Below the "COM Port Setting" dialog, a list of log entries is shown, each starting with a timestamp and followed by "uart test, +=_09(8*786^5%4\$3#2@1!~)". A red box highlights the first few entries, with a red arrow pointing to the text "Uart data from Module".

At the bottom, the "Operation" section contains checkboxes for "DTR", "RTS", "View File", "Show Time", "HEX String", "Show In HEX", and "Send With Enter". The "Input String" field contains "hello quectel", and the "Send Command" button is visible.

Red annotations with arrows provide additional instructions: "Input Ctrl+Shift+s stop data immediately from module" and "Input Ctrl+Shift+q restart data immediately from module".

9 Appendix A References

Table 1: Terms and Abbreviations

Abbreviation	Description
UART	Universal Asynchronous Receiver/Transmitter
LTE	Long Term Evolution
ADB	Android Debug Bridge
GPIO	General-purpose Input/Output
RTS	Request to Send
CTS	Clear to Send
COM	Component Object Model
RZ	Receive Z-Modem
RX	Receive
ASCII	American Standard Code for Information Interchange