

EC2x Series QuecOpen Module Startup Reason Identification

LTE Standard Module Series

Version: 1.0

Date: 2021-01-05

Status: Released

Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local office. For more information, please visit:

<http://www.quectel.com/support/sales.htm>.

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>

Or email to support@quectel.com.

General Notes

Quectel offers the information as a service to its customers. The information provided is based upon customers' requirements. Quectel makes every effort to ensure the quality of the information it makes available. Quectel does not make any warranty as to the information contained herein, and does not accept any liability for any injury, loss or damage of any kind incurred by use of or reliance upon the information. All information supplied herein is subject to change without prior notice.

Disclaimer

While Quectel has made efforts to ensure that the functions and features under development are free from errors, it is possible that these functions and features could contain errors, inaccuracies and omissions. Unless otherwise provided by valid agreement, Quectel makes no warranties of any kind, implied or express, with respect to the use of features and functions under development. To the maximum extent permitted by law, Quectel excludes all liability for any loss or damage suffered in connection with the use of the functions and features under development, regardless of whether such loss or damage may have been foreseeable.

Duty of Confidentiality

The Receiving Party shall keep confidential all documentation and information provided by Quectel, except when the specific permission has been granted by Quectel. The Receiving Party shall not access or use Quectel's documentation and information for any purpose except as expressly provided herein. Furthermore, the Receiving Party shall not disclose any of the Quectel's documentation and information to any third party without the prior written consent by Quectel. For any noncompliance to the above requirements, unauthorized use, or other illegal or malicious use of the documentation and information, Quectel will reserve the right to take legal action.

Copyright

The information contained here is proprietary technical information of Quectel. Transmitting, reproducing, disseminating and editing this document as well as using the content without permission are forbidden. Offenders will be held liable for payment of damages. All rights are reserved in the event of a patent grant or registration of a utility model or design.

Copyright © Quectel Wireless Solutions Co., Ltd. 2021. All rights reserved.

About the Document

Revision History

Version	Date	Author	Description
-	2020-05-22	Javen SHEN	Creation of the document
1.0	2021-01-05	Javen SHEN	First official release

Contents

About the Document	3
Contents	4
Table Index	错误!未定义书签。
Figure Index	6
1 Introduction	7
2 Hardware Design Block Diagram	8
2.1. Block Diagram of the Module	8
2.2. Block Diagram of the PMIC	9
3 Module Startup Methods	11
3.1. Methods to Start up the Module	11
3.2. SMPL Mechanism	12
4 Identify Module Startup Reasons	13
4.1. Through Kernel Logs	13
4.2. Through a Command in User Layer	14
4.3. Through Reading PMIC Information in User Layer	15
5 Appendix A References	17

Table Index

Table 1: Applicable Modules.....	7
Table 2: Power-on/off Correlated Module Pins and Corresponding PMIC Pins	9
Table 3: Common Methods to Start up the Module	11
Table 4: Bit Information	15
Table 5: Related Document.....	17
Table 6: Terms and Abbreviations	17

Figure Index

Figure 1: Block Diagram of EC2x Series QuecOpen® Module	8
Figure 2: Block Diagram of PMIC (Partial).....	9

1 Introduction

Quectel EC2x series supports QuecOpen® solution. QuecOpen® is an open-source embedded development platform based on the Linux system, which is intended to simplify the design and development of IoT applications. For more information on QuecOpen®, see **document [1]**.

This document describes the startup methods supported by EC2x series in QuecOpen® solution and the software methods available to identify the startup (power on, reset, etc.) reasons. It also introduces basic hardware designs relating to the module's startup, including the hardware design block diagram and the SMPL mechanism of PMIC.

1.1. Applicable Modules

Table 1: Applicable Modules

Module Series	Module
EC2x series	EC25 series
	EC21 series
	EC20 R2.1

2 Hardware Design Block Diagram

2.1. Block Diagram of the Module

The following is the hardware design block diagram of EC2x series in QuecOpen solution.




Figure 1: Block Diagram of EC2x Series QuecOpen® Module

In the block diagram above, the **PWRKEY**, **RESET_N** and **SHDN_N** pins are correlated with power-on/off of the module, and these pins are routed out from the **PMIC**. See **Table 1** for details.

2.2. Block Diagram of the PMIC

The figure below is the hardware design block diagram of PMIC. It only illustrates the parts that correlates with the power-on/off of the module.




Figure 2: Block Diagram of PMIC (Partial)

NOTE

VPH_PWR is powered by VBAT_BB of the module, and connects to the PMIC's VDD pin inside the module. Through the built-in UVLO/SMPL circuits, VPH_PWR supplies power to the PMIC.

Table 2: Power-on/off Correlated Module Pins and Corresponding PMIC Pins

Power-on/off Correlated Module Pins			Corresponding PMIC Pins	
Pin Name	I/O	Pin Description	Pin Name	Pin Description
PWRKEY	DI	Power on/off the module	CBL_PWR_N	For power supply control. Internally pulled up by default. Low active.
RESET_N	DI	Reset the module	RESIN_N	For reset control. Internally pulled up by default. Low active.
SHDN_N	DI	Emergency shutdown of the module	PS_HOLD	Power supply hold-up signal. HIGH: the power supply is normal (the module is powered on).

LOW: the power supply is disconnected
(the module powers off).

3 Module Startup Methods

This chapter introduces the common methods to start up the module.

3.1. Methods to Start up the Module

Table 3: Common Methods to Start up the Module

SN.	Startup Method	Description	Remark
1	Hardware power-on	Drive PWRKEY low for at least 500 ms to power on the module.	
2	Hardware reset	Drive RESET_N low for 150–460 ms to reset the module.	
3	Software reboot	Run a software command such as reboot or an API function such as <i>QL_Powerdown(1)</i> to stop software processes and realize safe restart of the module.	
4	RTC timer startup	After the register of the internal RTC timer is enabled, the module starts up automatically when the timer expires.	For details about how to enable the RTC registers, see the example in the SDK path below: <i>ql-ol-sdk/ql-ol-extsdk/example/posix_timer/example_timer.c</i> .
5	SMPL mechanism	When the module's VBAT_BB drops down to a specified level (approx. 1.4 V), and then returns to the normal range within 0.5 s, the SMPL mechanism triggers the module to restart automatically.	See Chapter 3.2 for details.

3.2. SMPL Mechanism

SMPL is a hardware mechanism of the module's PMIC, and is enabled by default.

The PMIC SMPL feature initiates a power-on sequence if the monitored VBAT_BB (PMIC's VDD) drops out of range (for example when a UVLO event is detected) and then returns in-range within 0.5 s. SMPL achieves immediate and automatic recovery from momentary power loss.

Operation details:

- A UVLO event drives low the PMIC's PON_RST_N, which resets PMIC and makes the module power off.
- If the VBAT_BB (PMIC's VDD) returns in-range within 0.5 s, the module starts up automatically without any additional software operation.
- If the VBAT_BB (PMIC's VDD) cannot return in-range within 0.5 s, the module powers off. In such a case, it has to be powered on with PWRKEY.

4 Identify Module Startup Reasons

This chapter introduces how to identify the startup reasons of EC2x series in QuecOpen solution.

4.1. Through Kernel Logs

The “Power-on reason” in Kernel logs indicates the startup reason of the module. Run the command **dmesg |grep qnp** to view the Kernel logs.

1. The “Power-on reason” shown as below indicates that the module is powered on through the PWRKEY pin.

```
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~# dmesg |grep qnp
[ 0.292104] qcom,qnp-pin qnp-pin-6: qnp_pin_probe: gpio_chip registered between 1018-1023
[ 0.292830] qcom,qnp-pin qnp-pin-7: qnp_pin_probe: gpio_chip registered between 1012-1017
[ 0.305635] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0 Power-on reason: Triggered from CBL (external power supply) and 'cold' boot
[ 0.305664] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0: Unknown power-off reason
[ 0.305906] input: qnp_pon as /devices/virtual/input/input0
[ 0.426906] qcom,qnp-rtc qnp-rtc-5: rtc core: registered qnp_rtc as rtc0
[ 1.179203] qcom,qnp-rtc qnp-rtc-5: setting system clock to 1970-01-01 00:00:03 UTC (3)
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~#
```

2. The “Power-on reason” shown as below indicates that the module starts up because of RESET_N operation.

```
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~# dmesg |grep qnp
[ 0.292092] qcom,qnp-pin qnp-pin-6: qnp_pin_probe: gpio_chip registered between 1018-1023
[ 0.292818] qcom,qnp-pin qnp-pin-7: qnp_pin_probe: gpio_chip registered between 1012-1017
[ 0.305496] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0 Power-on reason: Triggered from Hard Reset and 'cold' boot
[ 0.305466] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0: Power-off reason: Triggered from RESIN_N (Reset line/Volume Down Key)
[ 0.305708] input: qnp_pon as /devices/virtual/input/input0
[ 0.426843] qcom,qnp-rtc qnp-rtc-5: rtc core: registered qnp_rtc as rtc0
[ 1.179273] qcom,qnp-rtc qnp-rtc-5: setting system clock to 1970-01-01 00:11:04 UTC (664)
root@mdm9607-perf:~#
root@mdm9607-perf:~#
```

3. The “Power-on reason” shown as below indicates that the module starts up because of software restart operation.

```
root@mdm9607-perf:~#
root@mdm9607-perf:~#
root@mdm9607-perf:~# dmesg |grep qnp
[ 0.292098] qcom,qnp-pin qnp-pin-6: qnp_pin_probe: gpio_chip registered between 1018-1023
[ 0.292823] qcom,qnp-pin qnp-pin-7: qnp_pin_probe: gpio_chip registered between 1012-1017
[ 0.305632] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0 Power-on reason: Triggered from Hard Reset and 'cold' boot
[ 0.305662] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0: Power-off reason: Triggered from PS_HOLD (PS_HOLD/MSM controlled shutdown)
[ 0.305909] input: qnp_pon as /devices/virtual/input/input0
[ 0.426877] qcom,qnp-rtc qnp-rtc-5: rtc core: registered qnp_rtc as rtc0
[ 1.179221] qcom,qnp-rtc qnp-rtc-5: setting system clock to 1970-01-01 00:12:55 UTC (775)
root@mdm9607-perf:~#
```

- The “Power-on reason” shown as below indicates that the module starts up because of RTC timer setting.

```
root@mdm9607-perf:~# dmesg | grep qnp
[ 0.302087] qcom,qnp-pin qnp-pin-6: qnp_pin_probe: gpio_chip registered between 1018-1023
[ 0.302820] qcom,qnp-pin qnp-pin-7: qnp_pin_probe: gpio_chip registered between 1012-1017
[ 0.315817] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0 Power-on reason: Triggered from RTC (RTC alarm expiry) and 'cold' boot
[ 0.315847] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0: Power-off reason: Triggered from PS_HOLD (PS_HOLD/MSM controlled shutdown)
[ 0.316051] input: qnp_pon as /devices/virtual/input/input0
[ 0.438329] qcom,qnp-rtc qnp-rtc-5: rtc core: registered qnp_rtc as rtc0
[ 1.391699] qcom,qnp-rtc qnp-rtc-5: setting system clock to 1970-01-01 00:20:54 UTC (1254)
root@mdm9607-perf:~#
```

- The “Power-on reason” shown as below indicates that the module starts up based on SMPL mechanism.

```
root@mdm9607-perf:~# dmesg | grep qnp
[ 0.292096] qcom,qnp-pin qnp-pin-6: qnp_pin_probe: gpio_chip registered between 1018-1023
[ 0.292826] qcom,qnp-pin qnp-pin-7: qnp_pin_probe: gpio_chip registered between 1012-1017
[ 0.304357] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0 Power-on reason: Triggered from SMPL (sudden momentary power loss) and 'cold' boot
[ 0.304387] qcom,qnp-power-on qnp-power-on-1: PMIC@SID0: Power-off reason: Triggered from UVLO (under voltage lock out)
[ 0.304700] input: qnp_pon as /devices/virtual/input/input0
[ 0.426843] qcom,qnp-rtc qnp-rtc-5: rtc core: registered qnp_rtc as rtc0
[ 1.178799] qcom,qnp-rtc qnp-rtc-5: setting system clock to 1970-01-01 00:02:16 UTC (136)
root@mdm9607-perf:~#
```

NOTES

- If you cannot find the “Power-on reason” in the Kernel log, check and confirm whether the valid dmesg logs have been cleared because of too many irrelevant logs are printed.
- The “Power-off reason” in the Kernel log indicates the latest power-off reason of the module.

4.2. Through a Command in User Layer

Run the command `cat /proc/sys/kernel/boot_reason` in user layer to query the startup reason. Different return values indicate different startup reasons:

Return Value:

- The module is reset (hardware reset) or restarted with a command or an API (software reboot).
- The module restarts based on the SMPL mechanism.
- The module powers on according to the RTC timer setting.
- The module is powered on through using the PWRKEY pin.

In the example below, the command returns 7 which indicates the module is powered on through using the PWRKEY pin.

```
root@mdm9607-perf:/proc/sys/kernel# cat boot_reason
7
root@mdm9607-perf:/proc/sys/kernel#
```

4.3. Through Reading PMIC Information in User Layer

The PON_PON_REASON1 register of PMIC is read-only, and is used to store the module's startup reasons (that is, PMIC's startup reasons). The slave address is 0x808, and you can read the register information to identify the startup reasons.

```
root@mdm9607-perf:/sys/kernel/debug/spmi/spmi-0# echo 0x808 > address
root@mdm9607-perf:/sys/kernel/debug/spmi/spmi-0# cat data
00800 -- -- -- -- -- 01
root@mdm9607-perf:/sys/kernel/debug/spmi/spmi-0#
root@mdm9607-perf:/sys/kernel/debug/spmi/spmi-0#
```

The meaning of each bit of 0x808 represents:

Table 4: Bit Information

Bit	Name	Description
7	KDPWR_N	Read only. Trigger the module to start up through KDPWR. (Not supported.) 1: TRIGGER_RECEIVED
6	CBLPWR_N	Read only. Trigger the module to start up through PMIC's CBL_PWR_N (or the module's PWRKEY pin). 1: TRIGGER_RECEIVED
5	PON1	Read only. Trigger the module to start up through PON1. (Not supported.) 1: TRIGGER_RECEIVED
4	USB_CHG	Read only. Trigger the module to start up through USB charger. (Not supported.) 1: TRIGGER_RECEIVED
3	DC_CHG	Read only. Trigger the module to start up through DC charger. (Not supported.) 1: TRIGGER_RECEIVED
2	RTC	Read only. Trigger the module to start up through RTC timer. 1: TRIGGER_RECEIVED
1	SMPL	Read only. Trigger the module to start up through SMPL mechanism. 1: TRIGGER_RECEIVED
0	HARD_RESET	Read only. Trigger the module to start up through a hardware reset event (check power-on reason).

1: TRIGGER_RECEIVED

NOTE

If you cannot identify the module's startup reasons through any of the methods listed in Chapter, contact Quectel Technical Support (support@quectel.com) to get supports.

5 Appendix A References

Table 5: Related Document

SN	Document Name	Description
[1]	Quectel_EC2x_Series_QuecOpen_Quick_Start_Guide	Quick start guide for QuecOpen solution of EC25 series, EC21 series and EC20 R2.1 modules

Table 6: Terms and Abbreviations

Abbreviation	Description
API	Application Programming Interface
DC	Direct Current
IC	Integrated Circuit
IoT	Internet of Things
PMIC	Power Management IC
RTC	Real-Time Clock
SDK	Software Development Kit
SMPL	Sudden Momentary Power Loss
USB	Universal Serial Bus
UVLO	Under-Voltage Lockout