

# EC2x&AG35-Quecopen Device Tree Configuration Instruction

#### LTE Module Series

Rev.EC2x&AG35-Quecopen\_Device\_Tree\_Configuration\_Instruction\_V1.1

Date: 2018-09-28

Status: Preliminary



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

#### **Quectel Wireless Solutions Co., Ltd.**

7<sup>th</sup> Floor, Hongye Building, No.1801 Hongmei Road, Xuhui District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: info@quectel.com

#### Or our local office. For more information, please visit:

http://www.quectel.com/support/sales.htm

#### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm

Or email to: support@quectel.com

#### **GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

#### COPYRIGHT

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2019 All rights reserved.



#### **About the Document**

#### **History**

Revision	Date	Author	Description
1.0	2017-12-20	Gale GAO	Initial
1.1	2018-09-28	Larry ZHANG	Added PCM related properties and enabling device nodes



#### **Contents**

1	Device Tree Rela	ated Files	5
2	Corresponding	Functions of Peripheral Interface	6
	2.1. 9x0	7 Platform	6
	2.2. 9x2	8 Platform	7
3	Modifying Devic	e Tree Related Files	9
	3.1. UAF	RT Related Properties and Enabled Device Nodes	9
	3.1.1.	Function Configurations when the pins are in active and sleep status	9
	3.1.2.	Configuring Other Properties	10
	3.1.3.	UART Master Switch	10
	3.2. I2C	Related Properties and Enabled Device Nodes	10
	3.2.1.	Function Configurations When the Pins Are in Active and Sleep Status	11
	3.2.2.	Configuring Other Properties	11
	3.2.3.	I2C Master Switch	12
	3.3. SPI	Related Properties and Enabled Device Nodes	12
	3.3.1.	Function Configurations When the Pins Are in Active and Sleep Status	13
	3.3.2.	Configuring Other Properties	13
	3.3.3.	SPI6 Master Switch	14
	3.4. PCI	M Related Properties and Enabled Device Nodes	14
	3.4.1.	Function Configurations When the Pins Are in Active and Sleep Status	14
	3.4.2.	Configuring Other Properties	
	3.4.3.	PCM Master Driver	17
4	Regenerating bo	oot.img	18
	4.1. Cor	npiling Kernel	18
	4.2. Dov	vnloading Firmware	18



### 1 Device Tree Related Files

QuecOpen is developed based on Qualcomm platform. 9x07 platform device tree source file is located in ql-ol-kernel/arch/arm/boot/dts/qcom/ and 9x28 platform device tree source file is located in ql-ol-kernel/msm-3.18/arch/arm/boot/dts/qcom/. The DTB that 9x07 platform and 9x28 platform used is mdm9607-mtp.dtb.

This file is mainly compiled by the following files:

arch/arm/boot/dts/qcom/mdm9607-mtp.dts	# dts source file, root of DTB
arch/arm/boot/dts/qcom/mdm9607-pinctrl.dtsi	# pin function define
arch/arm/boot/dts/qcom/mdm9607.dtsi	# platform feature define
arch/arm/boot/dts/qcom/mdm9607-mtp.dtsi	# list of interface features

To configure the Device Tree of the project, please only modify three files: mdm9607-pinctrl.dtsi, mdm9607.dtsi and mdm9607-mtp.dtsi.



# 2 Corresponding Functions of Periphe ral Interface

#### 2.1. 9x07 Platform

For all the I/O interface types and the quantities opened in OpenLinux, please refer to **EC2x\_OpenLinux\_GPIO\_Assignment\_Speadsheet**. The correspondence of I/O interfaces in the Device Tree nodes is as follows:

Table 1: Correspondence of I/O Interfaces in the Device Tree Nodes

PIN Num	Interface	Primary Function	GPIO	Address	Device Node	Remarks
37		SPI6_CS	GPIO_22	Spi6 spi@78ba000	/dev/spi	Enabled by default; Multiplexed with UART6  Enabled by default; Used to communicate with codec  Enabled by default; Debug the serial port, do not modify
38	SPI 6	SPI6_MOSI	GPIO_20			
39	Interface	SPI6_MISO	GPIO_21			
40		SPI6_CLK	GPIO_23			
41	_ I2C-2	I2C2_SCL	GPIO_7	I2c2 i2c@78b6000	/dev/i2c-2	
42	interface,	I2C2_SDA	GPIO_6			
12	UART-5	UART5_TX	GPIO_8		blsp1_uart5: /dev/ttyHSL0 serial@78b3000	
11	interface (DEBUG UART interface)	UART5_RX	GPIO_9	•		
63	UART-2 interface	UART2_TX	GPIO_4	blsp1_uart2:	/dev/ttyHSL1	Enabled by
66		UART2_RX	GPIO_5	serial@78b0000	/uev/ityl IOL1	default;
38	UART-6	UART6_TX	GPIO_20	blsp1_uart6:	/dev/ttyHSL2	Disabled by



	interface			serial@78b4000	default; Multiplexed
39		UART6_RX	GPIO_21		with SPI, need to modify to enable Device Tree
67	UART-3	UART3_TXD	GPIO_0		
68	interface — (MAIN	UART3_RXD	GPIO_1	blsp1_uart3: - serial@78b1000 /dev/t	Enabled by
65	UART- interface)	UART3_RTS	GPIO_2	Senal@70b1000 /dev/t	default
64		UART3_CTS	GPIO_3	_	

#### 2.2. 9x28 Platform

For all the I/O interface types and the quantities opened in OpenLinux, please refer to **EC2x\_QuecOpen\_GPIO\_Assignment\_Speadsheet**. The correspondence of I/O interfaces in the Device Tree nodes is as follows:

Table 2: Correspondence of I/O Interfaces in the Device Tree Nodes

PIN Num	Interface	Primary Function	GPIO	Address	Device Node	Remarks
79		SPI6_CS	GPIO_22	Spi6 spi@78ba000	/dev/spi	Enabled by default; Multiplexed with UART6
77	SPI 6	SPI6_MOSI	GPIO_20			
78	Interface	SPI6_MISO	GPIO_21			
80		SPI6_CLK	GPIO_23			
74	I2C-2 interface, host only	I2C2_SCL	GPIO_7	I2c2 i2c@78b6000	/dev/i2c-2	Enabled by default;  Enabled by default; Used to communicate with codec
73		I2C2_SDA	GPIO_6			
43	I2C-4  interface,  host only	I2C4_CLK	GPIO_19	l2c4 i2c@78b8000	/dev/i2c-4	
42		I2C4_SDA	GPIO_18			
163	UART-5	UART5_TX	GPIO_8	blsp1_uart5:	/dev/ttyHSL1	Disabled by



165	interface	UART5_RX	GPIO_9	serial@78b3000	default
71	UART-2	UART2_TX	GPIO_4	_	Enabled by default;
72	interface (DEBUG UART interface)	UART2_RX	GPIO_5	blsp1_uart2: /dev/ttyHSL0 serial@78b0000	Debug the
77	_	UART6_TX	GPIO_20	_	Disabled by defaul;
78	UART-6 interface	UART6_RX	GPIO_21	blsp1_uart6: /dev/ttyHSL2 serial@78b4000	Multiplexed with SPI, need to modify to enable Device Tree
60	_ UART-3	UART3_TXD	GPIO_0		
58	interface  (MAIN UART- interface)	UART3_RXD	GPIO_1	blsp1_uart3: /dev/ttyHS0	Enabled by
57		UART3_RTS	GPIO_2	serial@78b1000	default
56		UART3_CTS	GPIO_3		



# 3 Modifying Device Tree Related Files

#### 3.1. UART Related Properties and Enabled Device Nodes

Take UART6 as an example, it is disabled by default.

NOTE

This group of pins have been enabled as SPI.

#### 3.1.1. Function Configurations when the pins are in active and sleep status

File path: arch/arm/boot/dts/qcom/mdm9607-pinctrl.dtsi

The node definition of UART6 pin is shown in the figure below. Node blsp1\_uart\_active defines the pin configuration of UART6 interface in working status. Configure function to "blsp\_uart6" mode. blsp1\_uart\_sleep is the pin configuration of UART6 interface when the system suspends. Configure function to "GPIO" mode.

```
UART6: add gpio20,21 uart6 by gale
blsp1_uart6_active: blsp1_uar
               pins =
                                                 Function configured when the
                function =
                                                 system is active
                pins =
                drive-strength =
                bias-pull-down;
blsp1_uart6_sleep: blsp1_uart6_sleep {
               pins -
                                               Function configured when the
                function =
                                               system suspends
                pins =
                drive-strength =
                bias-pull-down;
```



#### 3.1.2. Configuring Other Properties

File path: arch/arm/boot/dts/qcom/mdm9607.dtsi

Configure other properties, such as corresponding driver, register address, interrupts, clocks etc...

#### 3.1.3. UART Master Switch

File path: arch/arm/boot/dts/qcom/mdm9607-mtp.dtsi

Use the function configured by mdm9607-pinctl.dtsi, and enable serial port function; status="disabled" means to disable serial port function.

#### NOTE

If gpio20, gpio21 multiplex to UART, SPI, GPIO, it can only enable one of them. Please set the corresponding status of UART, SPI to disabled if gpio20, gpio21 are used as normal GPIO.

#### 3.2. I2C Related Properties and Enabled Device Nodes

9x07 platform I2C2, used to communicate with codec 9x28 platform I2C4, used to communicate with codec

Here's an example of I2C4 modification.



#### 3.2.1. Function Configurations When the Pins Are in Active and Sleep Status

File path: arch/arm/boot/dts/qcom/mdm9607-pinctrl.dtsi

The node definition of I2C4 pin is shown in the figure below. Node i2c\_4\_active defines the pin configuration of I2C4 interface in working status. Configure function to "blsp\_i2c4" mode. i2c\_4\_sleep is the pin configuration of I2C4 interface when the system suspends. Configure function to "GPIO" mode.

```
i2c_4_active: I2c_4_active
               ⊪ux {
                       pins =
                       function =
                                                  Function
                                                              and
                                                                     drive
                                                                             strength
               }:
                                                  configured when the system is
                       pins =
                                                  active. Pull up and down.
                       drive-strength
                       bias-disable:
               3:
        i2c 4 sleep: 1
                 suspended state
                                                  Function
                                                                     drive
                                                                             strength
                       pins -
                                                  configured
                                                               when the
                                                                              system
                       function -
                                                  suspends. Pull up and down.
                       pins
                       drive-strength
                       bias-pull-down;
};
```

#### 3.2.2. Configuring Other Properties

File path: arch/arm/boot/dts/qcom/mdm9607.dtsi

Configure other properties, such as function in mdm9607-pinctl.dtsi, corresponding driver, register address, interrupts, clocks etc.



```
BLSP1 QUP4 */
compatible -
#address-cells
#size-cells •
interrupt names
 com,clk-freq-in
clocks -
                                                Here are other properties of I2C.
pinctrl-names -
pinctrl 0 -
                                                Select
                                                            function
qcom,noise-rjct-scl
                                                mdm9607-pinctl.dtsi
qcom,noise-rjct-sda
dcom.master-id -
dna-names -
status -
//2016-02-23, add by jun.wu
        compatible
};
//2016-02-23, add by jun.wu
        compatible
```

#### 3.2.3. I2C Master Switch

File path: arch/arm/boot/dts/qcom/mdm9607-mtp.dtsi

Configure serial port to enabled status. Here status="ok" means to enable I2C function. Please modify the status to disabled and turn off the multiplexed function of pin if I2C is used as normal GPIO.

#### 3.3. SPI Related Properties and Enabled Device Nodes

Enable SPI by default and insmod kmod. Application programming please refer to **QuecOpen\_Peripheral\_API\_Guidelines\_V1.0**.



#### 3.3.1. Function Configurations When the Pins Are in Active and Sleep Status

Modify file: arch/arm/boot/dts/qcom/mdm9607-pinctrl.dtsi

The node definition of SPI6 is shown in the figure below. Node spi6\_default defines the pin configuration of SPI6 interface in working status. Configure function to "blsp\_spi6" mode. spi\_sleep is the pin configuration of SPI6 interface when the system suspends. Configure function to "gpio" mode and configure the status of CS pins.

```
spi6_default: spi6_default
                                                   Function
                                                                         drive
                                                                                  strength
                                                                and
                pins =
                                                   configured when the system is active.
                function =
                                                   Pull up and down.
                pins =
                drive-strength =
                bias-disable
       };
};
spi6_sleep: sp
       /* suspended state
                pins =
                                                    Function
                                                                  and
                                                                          drive
                                                                                   strength
                function
                                                    configured
                                                                   when
                                                                                     system
                                                    suspends. Pull up and down.
                pins :
                drive-strength =
                bias-pull-down; /* PULL Down */
spi6 cs0 active:
                pins =
                                               CS pin configuration
                function =
       };
                pins =
                drive-strength =
                bias-disable =
       };
```

#### 3.3.2. Configuring Other Properties

File path: arch/arm/boot/dts/qcom/mdm9607.dtsi

Configure other properties, such as function in mdm9607-pinctl.dtsi, corresponding driver, register address, interrupts, clocks etc.



```
spi 6:
        compatible =
       #address-cells =
        #size-cells =
        reg-names =
                                                         Here are other configurations of SPI.
        interrupt-names =
                                                         Select function in mdm9607-pinctl.dtsi
        interrupts =
        spi-max-frequency =
       pinctrl-names =
        pinctrl-0 =
        pinctrl-1
        clocks =
       clock-names =
        qcom,infinite-mode =
        qcom,use-bam;
        qcom,use-pinctrl;
       qcom,ver-reg-exists;
        qcom,bam-consumer-pipe-index =
        qcom,bam-producer-pipe-index =
        qcom,master-id =
        status =
 /*end cullen.wang*/
```

#### 3.3.3. SPI6 Master Switch

File path: arch/arm/boot/dts/qcom/mdm9607-mtp.dtsi

Configure SPI to enabled status. Here status="ok" means to enable SPI function. Please turn off all multiplexed pin functions if SPI6 is used as normal GPIO.

```
SPI master switch; Enabled by default

status = "ok";

SPI master switch; Enabled by default
```

#### 3.4. PCM Related Properties and Enabled Device Nodes

Enable PCM by default, used to communicate with codec

Please refer to Quectel\_EC2X&AG35-QuecOpen\_PCM Interface Configurations \_V1.1\_Preliminary.docx.

#### 3.4.1. Function Configurations When the Pins Are in Active and Sleep Status

Modify file: arch/arm/boot/dts/qcom/mdm9607-pinctrl.dtsi

The node definition of PCM is shown in the figure below. Node sec\_auxpcm\_xx\_active defines the pin configuration of PCM interface in working status. Configure function to "sec\_mi2s" mode.



sec\_auxpcm\_xx\_sleep is the pin configuration of PCM interface when the system suspends. Configure function to "GPIO" mode. Configure function to "sec\_mi2s" mode.

```
pmx_sec_auxpcm {
                         sec_auxpcm_ws_active: sec_auxpcm_ws_active {
                        mux {
                                    pins = "gpio79";
function = "sec_mi2s";
                        };
config {
                                    pins = "gpio79";
drive-strength = <8>;
bias-disable;
                                                                         /* 8 MA */
/* No PULL */
                                    output-high;
           sec_auxpcm_sck_active: sec_auxpcm_sck_active {
   mux {
                                    pins = "gpio78";
function = "sec_mi2s";
                        config {
                                    pins = "gpio78";
drive-strength = <8>;
bias-disable;
output-high;
                                                                          /* 8 MA */
/* No PULL */
            sec_auxpcm_dout_active: sec_auxpcm_dout_active {
                        mux {
                                    pins = "gpio77";
function = "sec_mi2s";
                        };
config
                                    drive-strength = <8>;
bias-disable;
                                                                              8 MA */
No PULL */
                                    output-high;
            sec_auxpcm_ws_sleep: sec_auxpcm_ws_sleep
    mux {
                                    pins = "gpio79";
function = "sec_mi2s";
                        };
config
                                    pins = "gpio79";
drive-strength = <2>;
bias-pull-down;
           sec_auxpcm_sck_sleep: sec_auxpcm_sck_sleep {
    mux {
                                    pins = "gpio78";
function = "sec_mi2s";
                        };
config {
                                    pins = "gpio78";
drive-strength = <2>;
bias-pull-down;
```



```
sec_auxpcm_dout_sleep: sec_auxpcm_dout_sleep {
                      mux {
                                 pins = "gpio77";
function = "sec_mi2s";
                      config {
                                 pins = "gpio77";
drive-strength = <2>;
bias-pull-down;
                                                                  /* 2 MA */
/* PULL DOWN */
                      };
           };
pmx_sec_auxpcm_din {
                      sec_auxpcm_din_active: sec_auxpcm_din_active {
mux {
                                 pins = "gpio76";
function = "sec_mi2s";
                      config {
                                 pins = "gpio76";
                                                                  /* 8 MA */
/* No PULL */
                                 drive-strength = <8>;
                                 bias-disable;
                      };
          };
           sec_auxpcm_din_sleep: sec_auxpcm_din_sleep {
                      mux {
                                 pins = "gpio76";
function = "sec_mi2s";
                      config
                                pins = "gpio76";
drive-strength =
bias-pull-down;
                                                                      2 MA */
                                                                  /* PULL DOWN */
```

#### 3.4.2. Configuring Other Properties

File path: arch/arm/boot/dts/qcom/mdm9607.dtsi

Configure other properties, such as function in mdm9607-pinctl.dts, corresponding driver, clocks etc.



#### 3.4.3. PCM Master Driver

PCM function is open by default. Currently there's no status switch.

If users need to use the pins corresponding to PCM function as normal GPIO, please modify it as follows:

```
diff --git a/mdm9607.dtsi b/mdm9607.dtsi
index 0995a2a..cc7903c 100755
   a/mdm9607.dtsi
+++ b/mdm9607.dtsi
00 -1169,7 +1169,7 00
                qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <40960000>;
                qcom,msm-auxpcm-interface = "secondary";
                pinctrl-names = "default", "idle";
                        pinctrl-0 = <&sec_auxpcm_ws_active
                                         &sec auxpcm sck active
                                         &sec_auxpcm_dout_active
                                         &sec auxpcm din active>;
00 -1177,6 +1177,7 00
                                         &sec_auxpcm_sck_sleep
                                         &sec_auxpcm_dout_sleep
                                         &sec_auxpcm_din_sleep>;
```

Because the pin is multiplexing, it is necessary to confirm if it is enabled in other nodes. Please pay attention to the following code modification. Confirm if GPIO of pinctrl-0 set in mdm9607-pinctrl.dtsi is gpio76/77/78/79. If so, please modify it as follows:

## 4 Regenerating boot.img

#### 4.1. Compiling Kernel

ql-ol-sdk\$ make kernel

mdm9607-perf-boot.img will be generated in target directory

#### 4.2. Downloading Firmware

Replace boot.img in the original firmware with boot.img in ql-ol-sdk/target/ directory

Download with the tool Quectel\_Customer\_FW\_Download\_Tool\_V4.30 or fastboot.