

# AG35-QuecOpen

# Reference Design

**Automotive Module Series**

Rev. AG35-QuecOpen\_Reference\_Design\_V1.5

Date: 2019-11-26

Status: Released



**Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:**

**Quectel Wireless Solutions Co., Ltd.**

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai, China 200233

Tel: +86 21 5108 6236

Email: [info@quectel.com](mailto:info@quectel.com)

**Or our local office. For more information, please visit:**

<http://www.quectel.com/support/sales.htm>

**For technical support, or to report documentation errors, please visit:**

<http://www.quectel.com/support/technical.htm>

Or email to: [support@quectel.com](mailto:support@quectel.com)

**GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

**COPYRIGHT**

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

***Copyright © Quectel Wireless Solutions Co., Ltd. 2019. All rights reserved.***

# About the Document

## Revision History

Revision	Date	Author	Description
1.0	2018-06-05	Canice CHEN	Initial
1.1	2018-09-21	Canice CHEN	<ol style="list-style-type: none"> <li>Updated schematic designs relating USB.</li> <li>Updated the power supply block diagram in Sheet 3.</li> <li>Updated the notes for "VBAT Design" section in Sheet 4.</li> <li>Updated the schematic designs and the notes in Sheet 8.</li> <li>Added sensor design in Sheet 13.</li> <li>Changed Q0401/Q0402/Q0602/Q1002/Q1501 from digital transistors to MOS transistors and updated their corresponding circuit designs.</li> </ol>
1.2	2018-11-21	Canice CHEN	<ol style="list-style-type: none"> <li>Added C0101 and C0804 in Sheet 1 and Sheet 8, respectively. And both of them are reserved.</li> <li>Updated the design of SHUT_DOWN and the corresponding notes in Sheet 2.</li> <li>Updated the 3.3V/3.8V power supply designs and the block diagram, and additionally added a note in Sheet 3.</li> <li>Updated the design of VDD_CODEC in Sheet 4.</li> <li>Updated the notes for "MDI Low Pass Filter Schematic" section in Sheet 9.</li> <li>Updated the design of STATUS in Sheet 15.</li> </ol>
1.3	2019-01-25	Canice CHEN	<ol style="list-style-type: none"> <li>Added a control circuit for the 3.3V DC-DC power supply system in Sheet 3.</li> <li>Updated the note (item 4) and the 3.3V power supply design for eMMC in Sheet 10.</li> <li>Updated R1119 into "NM_0R" (not mounted, 0Ω) in Sheet 11.</li> <li>Updated sensor IC connection interface into I2C1</li> </ol>

			interface in Sheet 13.
			5. Updated the notes (item 3 and item 4) in Sheet 13.
			1. Enabled HSIC interface (pin 194/195) in Sheet 1.
			2. Updated the wakeup pin into pin 61 (GPIO2) in Sheet 1.
			3. Updated power supply block diagram for UART in Sheet 3.
			4. Added a 1.8V LDO and a control circuit for the UART power supply system in Sheet 4.
1.4	2019-05-16	Canice CHEN	5. Updated the UART level translation (IC solution) circuit in Sheet 5.
			6. Added pull-down resistors for COEX_UART in Sheet 11.
			7. Updated the design for sensor IAM-20680 in Sheet 13.
			8. Updated sensor IC connection interface into I2C2 interface in Sheet 13.
			1. Added the timing of PWRKEY and RESET_N in Chapter 1.2.
			2. Added the block diagram in Sheet 1.
			3. Changed the net name of GPIO8 from PHY_WAKE into PA_EN.
			4. Changed the not mounted resistor R0203 into a mounted one in Sheet 4.
1.5	2019-11-26	Canice CHEN	5. Updated the “VBAT Design” and the design for “MCU Controlled Power Supply” in Sheet 6.
			6. Updated the design for “Audio - Speaker Application” and added the note (item 4) in Sheet 8.
			7. Updated the design for “Audio - Speaker Application” and added the note (item 5) in Sheet 9.
			8. Updated the sensor power supply design in Sheet 15.
			9. Updated the indicators design in Sheet 17.

## Contents

About the Document.....	2
Contents .....	4
Figure Index .....	5
<b>1 Reference Design.....</b>	<b>6</b>
1.1. Introduction .....	6
1.2. Timing of PWRKEY and RESET_N.....	6
1.3. Schematics .....	7

## Figure Index

FIGURE 1: TIMING OF TURNING ON MODULE .....	6
FIGURE 2: TIMING OF TURNING OFF MODULE .....	7
FIGURE 3: TIMING OF RESETTING MODULE .....	7

# 1 Reference Design

## 1.1. Introduction

This document provides the reference design for Quectel AG35-QuecOpen module, including the design of power supply, (U)SIM interface, UART interfaces, and audio interfaces.

## 1.2. Timing of PWRKEY and RESET\_N

During application design, please strictly follow the logic control and timing of PWRKEY and RESET\_N.

The power-on scenario is illustrated in the following figure.






Figure 1: Timing of Turning on Module

Driving PWRKEY low for at least 650ms, the module will execute power-off procedure after the PWRKEY is released. The power-off scenario is illustrated in the following figure.



**Figure 2: Timing of Turning off Module**

The reset scenario is illustrated in the following figure.



**Figure 3: Timing of Resetting Module**


For more details about the timing, please refer to *Quectel\_AG35-QuecOpen\_Hardware\_Design*.

### 1.3. Schematics

The schematics illustrated in the following pages are provided for reference only.



# Block Diagram




Notes:

- Power domain of the MCU is 3.3V.
- For more information about TC9560BXXBG, please refer to *Quectel\_AG35-QuecOpen\_EAVB\_Reference\_Design*.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	1 OF 17	DATE 2019/11/26


# Power Supply Block Diagram

For DC-DC application, a DC-DC converter is used to convert a high input voltage into 5V, 3.8V and 3.3V outputs, and then the LDOs will generate 1.8V typical voltages.



Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	2 OF 17	DATE 2019/11/26


# Module Interfaces




## Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 3 OF 17		DATE 2019/11/26




# MCU Interfaces



It is used to turn on/off the module.



It is used to reset the module.



## Notes:

1. U0201 represents customer's MCU.
2. Transistor circuits (Q0201~Q0204) are used for level translation.
3. SHUT\_DOWN\_N\_MCU is an emergency option to shut down the module.  
When it is at high level, the module will be forced to shut down.

## Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	4 OF 17	DATE 2019/11/26

## D




## B



1

# Power Supply Design (Part 2)


## VBAT Design



### Notes:

1. The power supply must be able to provide sufficient current up to 2A or more.
2. VBAT should be routed in star mode to VBAT\_BB and VBAT\_RF pins.
3. The recommended operating voltage of VBAT is 3.3V~4.3V.
4. The capacitors C0401~C0408 should be placed close to the module's VBAT pins.


## AF20 Power Supply




### Note:

The RC circuit, which is assembled with R0417 and C0419, is used to delay the start-up of MOSFET switch circuit.

## MCU Controlled Power Supply



## PCM Codec Power Supply



### Note:


CODEC\_POWER\_EN must be at low level to ensure normal work of PCM codec.  
If VDD\_CODEC power supply needs to be switched off, please keep CODEC\_POWER\_EN at high level.

### Quectel Wireless Solutions


DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 6 OF 17	DATE 2019/11/26	

# UART and (U)SIM Design

## UART Level Translation - IC Solution (Recommended)




## UART Level Translation - Transistor Solution



### Notes:

1. It is recommended to use the voltage-level translation IC solution.  
The transistor circuit solution is not suitable for applications with high baud rates exceeding 460Kbps.
2. The supply voltage range of VCCA should not exceed that of VCCB. For more information about TXS0104E-Q1, please refer to the datasheet from Texas Instruments.
3. If high baud rate is needed, it is highly recommended to install four 1nF capacitors (C0507/C0508 /C0509/C0510) on transistor circuits.

## (U)SIM Interface



### Notes:



1. The decoupling capacitors of USIM\_VDD should be less than 1μF and must be placed close to the (U)SIM card connector.
2. AG35-QuecOpen module provides an input pin (USIM\_PRESENCE) to detect whether the (U)SIM card exists or not. It supports both low level and high level detections.  
For more details, please refer to *Quectel\_AG35-QuecOpen\_Hardware\_Design*.
3. R0503~R0505 are applied to suppress the EMI spurious transmission and enhance the ESD protection.
4. It is recommended to take electrostatic discharge (ESD) protection measures near the (U)SIM card connector. The TVS diode with a junction capacitance of less than 10pF must be placed as close as possible to the (U)SIM card connector.
5. R0501 can improve anti-jamming capability of the (U)SIM circuit and it should be placed close to the (U)SIM card connector.

### Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	7 OF 17	DATE 2019/11/26

# Analog Design (PCM Interface)


## Audio - Codec Design



### Notes:

1. Power-on sequence of TLV320AIC3104-Q1: IOVDD → AVDD/DRVDD → DVDD → Software Initialization
2. The RC delay circuit, which is assembled with C0623 and R0616, is used to ensure that the power-on time difference between AVDD and DVDD is within 5ms. For more details, please refer to TLV320AIC3104-Q1 datasheet.
3. The RESET pin must be driven at low level for at least 10ns after all power supplies for TLV320AIC3104-Q1 are at their specified values.
4. AG35-QuecOpen module will automatically initialize the codec via I2C1 interface after it is turned on successfully, so all power supplies for the codec need to be turned on before that.


## Audio - Earphone Application



### Notes:

1. The analog output only drives earphone. For larger power loads such as speakers, the design for an audio power amplifier should be added.
2. The analog GND should be connected to the main GND via the 0Ω resistor (R0625).
3. The maximum capacitive loading for speaker is 330pF and the maximum capacitive loading for microphone is 250pF.
4. U0602 is a simplified speaker output circuit of an external power amplifier. In order to suppress POP, it is recommended to control the external power amplifier through PA\_EN, making it turned-on after the module's audio function is established.

## Audio - Speaker Application



	CTIA	OMTP
R0621/R0623	NM	M
R0620/R0622	M	NM


### Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 8 OF 17	DATE 2019/11/26	



# Analog Interface (Optional)


## Audio - Speaker Application



- Notes:
- 1. For larger power loads such as speakers, the design for an audio power amplifier should be added.
  - 2. The maximum capacitive loading for speaker is 330pF and the maximum capacitive loading for microphone is 250pF.
  - 3. The analog output and input interface circuits should be close to AG35-QuecOpen.
  - 4. The analog GND should be connected to the main GND via the 0Ω resistor (R0701).
  - 5. U0701 is a simplified speaker output circuit of an external power amplifier. In order to suppress POP, it is recommended to control the external power amplifier through PA\_EN, making it turned-on after the module's audio function is established.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	9 OF 17	DATE 2019/11/26

# Ethernet Transceiver Design (Part 1)



## Notes:


1. The PHY address is 0x00 by default.
2. This reference design is configured for Physical Medium Attachment Slave Mode.
3. Place the clock source near the XI and XO pins, and it is recommended to keep 50Ω impedance control for the control signals.
4. TRD\_M and TRD\_P, TX\_M and TX\_P, RX\_M and RX\_P must be routed with 100Ω±10% differential impedance control, and keep the reference ground complete and integral.
5. Keep the maximum trace length of data signals less than 25mm and keep the intra-pair length matching less than 0.5mm. In order to avoid crosstalk, it is recommended to keep at least three times of the trace width between the control/data signal traces and other signal traces.
6. It is important to route the data and control signals with surrounded ground on the current layer and with ground planes above and below, and keep them away from sensitive signals. The differential pairs are recommended to be routed on inner-layer of PCB.
7. The Ethernet transceiver is recommended to be designed on the same PCB on which the module is mounted, and at least a 4-layer PCB should be used.

## Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 10 OF 17		DATE 2019/11/26

# Ethernet Transceiver Design (Part 2)

## MDI Low Pass Filter Schematic




### Notes:


1. Create a top-layer copper pour keepout under the common-mode choke.
2. The low pass filter schematic is already available inside the PHY chip, and the external circuits and ESD circuits are optional.
3. The impedance of MDI TRD\_M and TRD\_P traces should be controlled as 100Ω while routing.

## Indicators

### Link Rate Indication LEDs



### Operation Status Indication LED





### Note:

The operation status indication LED will be turned on when the ethernet transceiver enters sleep or disabled mode.

## Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	11 OF 17	DATE 2019/11/26

# eMMC Design




- Notes:
- AG35-QuecOpen supports the following eMMC models: eMMC08G-S100, SDINBDG4-8G-I and MTFC4GMDEA-4M IT.
  - Typical value of power filter capacitors:
- | Model            | C1008 | C1009 | C1010 | C1011 | C1012 | C1013 |
|------------------|-------|-------|-------|-------|-------|-------|
| eMMC08G-S100     | 100nF | 2.2μF | 100nF | 1μF   | 100nF | 1μF   |
| SDINBDG4-8G-I    | 100nF | 4.7μF | 100nF | 4.7μF | 100nF | 1μF   |
| MTFC4GMDEA-4M IT | 100nF | 2.2μF | 100nF | 2.2μF | 100nF | 1μF   |
- For more details, please refer to the datasheet of eMMC devices.
  - SDIO2 interface of AG35-QuecOpen supports eMMC by default, and also SD card through software configuration. eMMC and SD card cannot be supported synchronously. For more details, please contact Quectel Technical Support team.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET	12 OF 17	DATE 2019/11/26

# AF20 Design

## AF20 Antenna Circuit



### Notes:


1. Keep all RESERVED and unused pins unconnected.
2. The impedance of the SDIO data and control signal traces must be controlled as 50Ω when routing.
3. SDIO data lines should be surrounded with ground; SDIO\_CMD and SDIO\_CLK signal traces should be separately surrounded with ground on the current PCB layer, and with ground planes above and below.
4. It is recommended to use n type AF20 antenna circuit so as to facilitate future debugging.
5. The impedance of RF signal trace must be controlled as 50Ω when routing.

### Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 13 OF 17		DATE 2019/11/26

# Antenna Interface and Antenna Detection Circuit Designs


## Main Antenna Interface and Detection Circuit (Normal)



Note:

In order to achieve successful antenna status detection, the main antenna is recommended to integrate an 8~13KΩ resistor (R<sub>in</sub>) to GND. And the typical value for the resistor is 10KΩ.

## Rx-diversity Antenna Interface and Detection Circuit (Normal)



Notes:


- In order to achieve successful antenna status detection, the Rx-diversity antenna is recommended to integrate an 8~13KΩ resistor (R<sub>in</sub>) to GND. And the typical value for the resistor is 10KΩ.
- The Rx-diversity reception function is ON by default. If Rx-diversity antenna is not used, there is a need to use AT command to turn off Rx-diversity reception.

Main / Rx-diversity Antenna Status Indication					
Antenna Status	Open	R <sub>in</sub> =8KΩ	R <sub>in</sub> =10KΩ	R <sub>in</sub> =13KΩ	Short to GND
ADC Value	1.7V	0.7V	0.8V	0.9V	0V
Status Indication	Open	Normal	Normal	Normal	Short to GND

Notes:

- It is recommended to use n type Main/Rx-diversity antenna circuit, so as to facilitate future debugging.
- The impedance of the RF signal traces must be controlled as 50Ω when routing.
- ADC value can be read by AT+QADC=<port>. For more details, please refer to *Quectel\_AG35\_AT\_Commands\_Manual*.
- Three kinds of antenna status are designed to be detected: Normal, Short to GND and Open.
- The antenna connection status is judged by the voltage detected on the ADC pins.

## GNSS Antenna Interface and Detection Circuit (Normal)



GNSS Antenna Status Indication			
Antenna Status	Open	Normal	Short to GND
ADC Value	VDD3V3	VDD3V3-R1210 × I <sub>G</sub> GNSS	0V

Notes:

- A low power active antenna is recommended to be selected.
- An external LDO can be selected to supply power for active antenna.
- VDD3V3 is the power supply for active antenna, and I<sub>G</sub>GNSS is the working current of active antenna.
- The active antenna power supply shall not exceed VBAT voltage of the module. And ADC0 or ADC1 shall be selected for ADC value detection.

### Quectel Wireless Solutions

DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 14 OF 17		DATE 2019/11/26

## D



## C

B

## A

- A

# USB Interface



## Notes:



- AG35-QuecOpen can work as a USB device or USB host and supports Full Speed and High Speed modes.  
The USB\_VBUS pin of AG35-QuecOpen should be powered by a 5V power system for USB detection.
- USB interface can be used to debug and upgrade firmware.
- Please note that the junction capacitance of ESD protection devices on USB data traces might influence the signal. Typically, the capacitance should be less than 2pF.
- USB\_VBUS should be controlled by USB host.  
VBUS\_CTRL, controlled by MCU, is used to turn on/off USB\_VBUS power supply.  
VBUS\_CTRL is at low level by default. When it is at high level, USB\_VBUS will be switched off.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 16 OF 17		DATE 2019/11/26




# Indicators and Test Points

## Indicators




- Notes:
- 1. The STATUS is an open drain output pin, and its drive current is less than 0.15mA.
  - 2. For more details about STATUS and NET\_STATUS, please refer to *Quectel\_AG35-QuecOpen\_Hardware\_Design*.
  - 3. If minimized power consumption is required when the device is in sleep mode, it is recommended to replace the power supply of indicators with a controllable one, and switch off the power when the module enters sleep mode.

## Reserved Test Points



- Notes:
- 1. It is recommended to reserve the test points for debug UART interface so as to facilitate future debugging.
  - 2. The debug interface supports 1.8V power domain. A level translator should be used if the power domain of customers' application is 3.3V.

## USB\_BOOT for Download



- Note:
- COEX\_UART\_RX/USB\_BOOT keeps open by default. When it is at high level during module power-up, the module will be forced into download mode directly.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-QuecOpen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.5
SHEET 17 OF 17		DATE 2019/11/26