

# 01-09-2025 – ASE exam

*Student Name and ID:* \_\_\_\_\_

## Question 1

Considering the architecture of a RISC-V processor RV32G with single-precision FP operations presented in the following:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP multiplier unit: pipelined 8 stages
- FP arithmetic unit: pipelined 4 stages
- FP divider unit: not pipelined unit that requires 8 clock cycles
- branch delay slot: 1 clock cycle, and the branch delay slot disabled
- forwarding enabled
- it is possible to complete instruction EXE stage in an out-of-order fashion.

Using the following code fragment, show the timing of the presented loop-based program and compute how many cycles does this program take to execute?

```
for (i = 0; i < 100; i++) {  
    v4[i] = v1[i] + v2[i];  
    v5[i] = v2[i] * v3[i];  
    v6[i] = v1[i] / v3[i]; }
```

[illegible]

## 01-09-2025 – ASE exam

*Student Name and ID:* \_\_\_\_\_

[illegible]

*Student Name and ID:* \_\_\_\_\_

**Question 2**

Considering the previous program, and in particular the following two instructions:

`addi x7, x7, -1`

`bnez x7, loop`

what type of hazard is caused by the use of register x7, and how is it resolved? Justify your answer.

➔ RAW

*Student Name and ID:* \_\_\_\_\_

**Question 3**

Considering the previous program, and in particular the following two instructions:

`fdiv.s f6, f1, f3`

`fsw f6, 0(x6)`

what type of hazard is caused by the use of register F6, and how is it resolved? Justify your answer.

➔ RAW

➔ at the end a control hazard is also caused due to the possible access of two instructions to the MEM stage