RISC-V Introduction

gem5 and RISC-V

Ernesto Sanchez

ASSEMBLER PROGRAMS

Data Section

Code Section

Assembler program

Data Section

Variables Constants

Code Section

Program
Routines
Subroutines

Data Section

Code Section

.Code .global main				
main:	addi Jal	r1,r0,Info Input	<pre>#*** Read value from stdin into R1</pre>	
	movi2fp cvti2d addi movi2fp cvti2d Movd	f10,r1 f0,f10 r2,r0,1 f11,r2 f2,f11 f4,f2	<pre>#*** init values #R1 -> D0</pre>	
Loop:	led bfpt Multd subd	f0,f4 EndL f2,f2,f0 f0,f0,f4	<pre>#*** Break loop if D0 = 1 #D0<=1 ? #*** Multiplication and next loop</pre>	
	j	Loop	#*** write result to tdout	
EndL:	sd addi trap	Print,f2 r14,r0,Print 5	#*** end	

- Assembler Directives
- Labels
- OPcode
- Operators
- Comments

Gem5


- Gem5 is an open source system-level and microarchitectural simulator
- Supports various ISAs, including ARM, RISC-V and x86
- Can simulate a full system and offers fine-grained control over all components, including cache system, branch predictor and CPU functional units

```
gem5 version 22.1.0.0
gem5 compiled Aug 27 2025 11:38:55
gem5 started Sep 16 2025 11:44:37
gem5 executing on bernoulli, pid 3456889
command line: ./build/RISCV/gem5.debug --debug-flags=MinorGUI gem5_config.py --cpu-type Min
orCPU --caches --l1d_size 8388608 --l1i_size 8388608 --cacheline_size 512 --cpu-clock 1MHz
--sys-clock 10GHz -c test_progs/last/last
**** REAL SIMULATION ****
build/RISCV/sim/simulate.cc:192: info: Entering event queue @ 0. Starting simulation...
1000000: system.cpu.fetch1: Log4GUI: fetch1: 1000000: 0: 10074: <assembly>
2000000: system.cpu.fetch1: Log4GUI: fetch1: 2000000: 1: 10074: <assembly>
3000000: system.cpu.fetch1: Log4GUI: fetch1: 3000000: 1: 10074: <assembly>
4000000: system.cpu.fetch1: Log4GUI: fetch1: 4000000: 1: 10074: <assembly>
5000000: system.cpu.decode: Log4GUI: decode: 5000000: 0: 10074: auipc x1, 1
5000000: system.cpu.fetch1: Log4GUI: fetch1: 5000000: 0: 10078: <assembly>
6000000: system.cpu.execute: Log4GUI: execute: 6000000: 0: 10074: auipc x1, 1: 0
6000000: system.cpu.decode: Log4GUI: decode: 6000000: 0: 10078: addi x1, x1, 256
6000000: system.cpu.fetch1: Log4GUI: fetch1: 6000000: 0: 1007c: <assembly>
7000000: system.cpu.memory: Log4GUI: memory: 7000000: 0: 10074: auipc x1, 1
7000000: system.cpu.execute: Log4GUI: execute: 7000000: 0: 10078: addi x1, x1, 256:
7000000: system.cpu.decode: Log4GUI: decode: 7000000: 0: 1007c: flw f9, 0(x1)
7000000: system.cpu.fetch1: Log4GUI: fetch1: 7000000: 0: 10080: <assembly>
8000000: system.cpu.writeback: Log4GUI: writeback: 8000000: 0: 10074: auipc x
8000000: system.cpu.writeback: REGISTERS
8000000: global: x0=0x00000000
8000000: global: x1=0x00011074
8000000: global: x2=0x7fffff88
8000000: global: x3=0x00000000
```

Gem5 - 2

System definition and simulation

- Python scripts
 - Define components of the system
 - Including microarchitectural details, e.g. clock frequency, cache latencies, CPU functional units, ...
 - Configure and automate simulations
 - Collect statistics
- Executable code
 - Mainstream compilers (gcc, clang) can be used to build programs for simulation




Gem5 - 3

RISC-V 5-stage pipeline


- Custom CPU architecture for gem5 developed specifically for this course
- 5-stage pipeline: Fetch, Decode, Execute, Memory, Writeback
- Accurately mirrors the pipeline described in Hennessy Patterson

Mismatch reports are welcome!




Pipeline visualization


- Interactive pipeline diagrams
 - Shows the pipeline evolution during program execution.
- Reads the log file produced by Gem5 and builds an interactive pipeline diagram
 - Compilation, simulation and visualization are separate steps with separate programs!




Instruction section




- Use the navigation buttons to advance/rewind the pipeline
 - You can fast-forward to the end, fast-rewind to the beginning, or advance/rewind a single cycle
 - You can also choose a specific clock cycle to jump to
- The width of each section can be adjusted



- Hovering your mouse over an instruction highlights its path through the pipeline
- Hovering your mouse over a pipeline stage shows the clock cycle and highlights the instruction it belongs to



 Use the dropdown menu in the register section to choose the representation of register contents



Simulation quick guide - 9

- The required tools are available on your LABINF Ubuntu account under /opt/gem5-22.1-ASE
- The "gem5_example" subfolder contains an example program (example.s) and compilation and simulation scripts (riscv_compile and gem5_run)
- 1. Open a Terminal (Ctrl+Alt+T) and run:

cd /opt/gem5-22.1-ASE/gem5_example

2. Compile the example:

./riscv compile example.s

3. Run the simulation

- ./gem5_run gem5_config.py example test.log
- 4. Open the visualizer and open test.log
- ./gem5_pipeline_visualizer-x86_64.AppImage

A first example

```
C = A + B
              .section .data
      Val A: .word 10
      Val B: .word 20
       Val C: .word 0
              .section .text
              .globl start
       start:
             la x1, Val A
             1w x1, 0(x1)
             la x2, Val B
             1w x2, 0(x2)
              add x3, x2, x1
             la x4, Val C
              sw x3, 0(x4)
```

Val_B: dw 20 Val_C: dw 0 ... Main: mov AX, Val_A add AX, Val_B mov Val_C, AX

.data

Val A: dw 10

RISC-V PROGRAM

8086 PROGRAM

A first example (I)

```
C = A + B_{.section.data}
           Val A: .word 10
            Val B: .word 20
           Val C: .word 0
                   .section .text
                   .globl _start
            _start:
                   la x1, Val A
                  lw x1, 0(x1)
                   la x2, Val B
                   1w x2, 0(x2)
                   add x3, x2, x1
                   la x4, Val_C
                   sw x3, 0(x4)
```

Ernesto Sanchez

Code Analysis				
# instructions	7 → 10			
Code size [bytes]	40			
Execution time [C.C.]	15			

RISC-V PROGRAM

A first example (II)

C = A + B

Code Analy	/sis
# Instructions	3
Code size [bytes]	8
Execution time [C.C.]	33

.data

Val_A: dw 10 Val_B: dw 20 Val C: dw 0

•••

Main:

mov AX, Val_A add AX, Val_B mov Val_C, AX

8086 PROGRAM

A 2nd example

```
/* ************ */
/* Sum of two vectors */
/* ************ */
#include <stdio.h>
const int V1[10] = \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10\};
const int V2[10] = \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10\};
int result[10];
int main(){
      for (int i = 0; i < 10; i++) {
           result[i] = V1[i] + V2[i];
```

A 2nd example

```
#***** RISCV INITIAL PROGRAM *******
                                                        nop
                                                        nop
# AddTwoVectors.s
                                                   main:
# this program adds two vectors and stores
                                                        la x1, V1
# the result in another vector
                                                        la x2, V2
                                                        la x3, result
        .section .data
                                                        addi x4, x0, 10 # iteration counter
V1: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
                                                   cycle:
V2: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10
                                                        1w x5, 0(x1)
result: .space 40
                                                        1w \times 6, 0(x2)
        .section .text
                                                        add x7, x5, x6
# This prologue ensures that vectors are in
                                                        sw x7, 0(x3)
# the cache when we need them, otherwise
                                                        addi x1, x1, 4
# the pipeline will stall at first access
                                                        addi x2, x2, 4
                                                        addi x3, x3, 4
        .globl start
                                                        addi x4, x4, -1
start:
                                                                          Use the exit() syscall to
     la x1, V1
                                                        bnez x4, cycle
                                                                           stop the gem5 simulation
     1w x2, 0(x1)
                                                        nop
                      Since we don't have a main, the
     la x1, V2
                                                   END of PROGRAM:
                      start symbol indicates where the
                      beginning of the program is.
     1 w x2, 0(x1)
                                                        li a0, 0 # Syscall parameter
                      Always use the start label, not
                                                        li a7, 93 # exit() syscall number
     nop
                      start, not START, not main!
                                                        ecall
     nop
```

Ernesto Sanchez

References

- https://github.com/cad-polito-it/gem5
- https://github.com/cad-polito-it/gem5_visualizer
- https://github.com/cad-polito-it/gem5_visualizer_example
- https://www.gem5.org/documentation/general_docs/building

Ernesto Sanchez