

Codegeneratoren

Sebastian Geiger

Twitter: @lanox

Email: sbastig@gmx.net

Christian Hotz-Behofsits

Twitter: @inkrement

Email: christian.hotz-behofsits@wu.ac.at

Dominik Pichler

Twitter: @PicDom

Email: dpichler90@gmail.com

February 2, 2016

Abstract

This is a short summary of the topics that are taught in *Codegeneratoren*. Code generators are the backend part of a compiler that deal with the conversion of the machine independent intermediate representation into machine dependent instructions and the various optimizations on the resulting code. The first two sections deal with prerequisites that are required for the later parts. Section 1 discusses *computer architectures* in order to give a better understanding of how processors work and why different optimizations are possible. Section 2 discusses some of the higher level *optimizations* that are done before the code generator does its work. Section 3 discusses *instruction selection*, which concerns the actual conversion of the intermediate representation into machine dependent instructions. The later chapters all deal with different kinds of optimizations that are possible on the resulting code.

We have written this document for studing purposes only. Please make a [commit@github](#), if you find errors or mistakes.

Contents

1	Computer architectures	2
1.1	Microarchitectures	2
1.2	Instruction Set Architectures	3
1.3	SIMD Instructions	4
2	Optimizations	4
2.1	Static Single Assignment	4
2.2	Graph structures and memory dependencies	5
2.3	Machine independent optimizations	5
3	Instruction selection	6
3.1	iBurg	6
3.2	BEG	6
3.3	Dag-driven instruction selection with PBQP	7
4	Register allocation	7
4.1	Chaitin	7
4.2	Briggs	7
4.3	Chow Hennesy	8
4.4	Differences and related concepts	9
5	Coalescing	9
6	Optimal register allocation using integer linear programming	10
6.1	ORA Modules	10
6.2	Results	11
7	Interproceedural register allocation	11
7.1	Global Register allocation at link time (Annotation based)	11
7.2	Register allocation across procedure and module bounaries (Web)	11
8	Instruction Scheduling	12
8.1	Phase ordering problem:	12
8.2	Instruction scheduling for the IBM RISC System/6000 Processor (IBM)	12
8.3	Efficient Instruction Scheduling for a Pipelined Architecture (HP)	13

9 Register allocation & instruction scheduling	14
9.1 Integrated Prepass Scheduling	14
9.2 Dag-driven register allocation	14
9.3 Register Allocation with Scheduling Estimate (RASE)	15
9.4 Which algorithm should be preferred?	15
10 Trace scheduling	16
10.1 Variable Location Mapping (VLM):	16
10.2 Delayed binding	16
11 Software pipelining	16
11.1 Modulo Variable Expansion	16
11.2 Resource-constrained software pipelining	16
11.3 Iterative modulo scheduling:	17
11.4 Optimizations for processors with SIMD instructions	17
11.4.1 SIMD Instruction Generation	17
11.4.2 Alignment analysis	18

1 Computer architectures

Codegenerators are dependent on the computer architecture they are designed for. Therefore a comprehensive understanding of the different concepts of computer architectures is required. This chapter can be roughly split into two main aspects: **microarchitectures** and **Instruction Set Architectures** sometimes abbreviated ISA. The concept of *microarchitectures* refers to the hardware part of a processor, that is its different parts such as execution units, pipelines, caches and such. The instruction set architecture defines the interface between the processor and its users (usually assembler programmers or compiler writers). It is easy to see that a codegenerator is dependent on the instruction set architecture it was designed for. For example a different codegenerator is needed for CISC and RISC computers. But a codegenerator developer also needs a good understanding of the underlying microarchitecture in order to better optimize the generated code. An example for such optimizations is the use of instruction level parallelism or code scheduling to achieve a higher pipeline utilization. Below the most important concepts of microarchitectures and ISA are explained.

1.1 Microarchitectures

Each processor is composed of many different hardware parts, that are all responsible for different things. The following list gives an overview of the most important parts and their functions:

Caches Store some of the program code and data from memory to allow faster access. Separate instruction and data caches can allow simultaneous instruction and data access every cycle.

In/out of order execution Realized by reorder buffers. Instructions are dispatched to the reorder buffer in-order but the execution units can execute the instruction out-of-order. PowerPC 604 uses out-of order execution [1].

Register renaming Register renaming minimizes architectural resource dependencies, namely WAW¹ and WAR¹ dependencies. If instructions are executed out-of-order, then it may be the case that a result needs to be written into a register while an earlier instruction still needs the old value. By renaming the register and temporarily storing the new result in a different register the data dependency between those instructions can be broken up. On the microarchitectural level **rename buffers** are used to implement register renaming.

Precise interrupts An interrupt is precise if the state of the processor includes the data of all instructions before the instruction that caused the interrupt and no data from the instruction causing the interrupt or later instructions. Processors that do not have precise interrupts are quite difficult to program. A reorder buffer, which keeps track of the instructions order and the state, can be used to implement precise interrupts[1].

Reorder buffer A reorder buffer is used to save the original order and the states of instructions as they are dispatched to execution units. Reorder buffers are used to implement precise interrupts, because they allow the processor to enforce in-order completion of instructions even though they may be executed out-of-order by the execution units.

Completion stage Important for precise interrupts. Also separates completion stage and write-back stage to support load- with-update instructions.

¹WAW and WAR are abbreviations for data dependencies and are explained in Section 2.2.

Branch prediction A technique to avoid pipeline stalling. The processor predicts if a branch is taken and what its target address is before this information becomes available. If the prediction is correct then the pipeline continues to process with full throughput. If the prediction is wrong, then the pipeline must discard all pending operations and restart at the correct location.

Branch target address cache Used to predict the target address of a branch or jump instruction. The BTAC is accessed with the fetch address and returns the target address.

Branch history table Stores information about whether a branch was taken or not, depending on the complexity of the branch history table it is also possible to store patterns, such as, that a branch was only taken every second time.

Reservation station Used to keep an instruction until its operands become available (The PowerPC 604 has two reservation stations for each execution unit). This way instructions can be dispatched even if their operands are not yet available.

Superscalar architecture A superscalare processor executes more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to redundant functional units on the processor, this can include different functional units such as branch, integer, multiply, floating-point units, but also redundant units of the same type such as four integer units. Examples for superscalar architectures in common processors are:

- Hyperthreading (duplicates register space for the thread context)
- Multiple execution units (often combined with out of order execution)

Pipelining Increases the **frequency** of the processor, but also the **latency**, one instruction requires multiple clock cycles. Instructions handling is split into several stages where each stage can handle one instruction at a time. The instruction passes through several stages before its computation is complete. Typical stages are: (Fetch, Decode, Dispatch, Execute, Write-back, etc.)[1]. The latency usually covers only the execution stage. Example: In the first cycle an instruction is fetched by the fetch stage, then in the next cycle an new instruction is fetched by the fetch station and the first instruction moves on to the decode station where it is decoded. **Problems** of pipelining are called **hazards** and are caused by the increased latency of instruction results. Such a hazard often appears if a second instruction depends on the result of a first instruction. It can be solved with different techniques such as out-of-order execution. Another problem appears in combination with branch prediction. If a branch is wrongly predicted, then the pipeline becomes invalid and must be restarted, which leads to a penalty of several cycles.

Pipeline bypass A way to prevent pipeline hazards is a pipeline bypass. This allows a value that was computed by the previous instruction to be read by the next instruction without the need to wait until the instruction has gone through the complete and writeback stages.

Deep Pipelining Some architectures use even deeper pipelines to achieve higher frequencies, but this requires some expensive component-properties (e.g. very large on-chip caches, wide data bus, fast memory system)[1].

The processor performance depends on[1]:

- Number of instructions in a task
- Number of cycles a processor takes for to complete the task
- processor's frequency

1.2 Instruction Set Architectures

An instruction set architecture defines the programming interface of the processor. It includes aspects such as instructions, registers, data types and memory access, as well as interrupt handling and exception handling. The instruction set architecture also defines how external I/O is done. Common instruction set architectures are:

- **RISC** Reduced Instruction Set Computer: Refers to a load-store architecture with fixed width instructions.
- **CISC** Complex Instruction Set Computers: Architecture which allows complex memory access, supports complex instructions and variable width instructions.
- **VLIW** Very Long Instruction Word: Architectures which combine multiple instructions for parallel execution. In particular instructions can be explicitly specified to be executed in parallel.

There are two very important differences between CISC and RISC, one is the way memory access works, the second is the instruction width. RISC uses a load-store architecture in which instructions that operate on the memory are only used to load data into registers or store data in memory, while all computation happens on registers. CISC on the otherhand also allows operations to modify data directly inside the memory. The second big difference is the width of instructions. RISC has a fixed instruction width (such as 4 bytes) where as CISC has a variable instruction width.

It is also important to note that pipelining and superscalar architectures can be problematic on CISC processors due to the complexity of CISC instructions. Therefore CISC processors have introduced a concept called micro-operations, where instructions are first converted into one or more micro-operation and are then dispatched and executed by the processor. This fact however does not turn a CISC processor into a RISC processor, it is just an implementation detail of the microarchitecture of CISC processors.

Instruction level parallelism

Instruction level parallelism (ILP) refers to the fact that many instructions are independent of each other and can be executed simultaneously. It is used as a measure for the degree of parallelism in a given program. There are different techniques to exploit this inherent parallelism in programs.

- In **Software** ILP can be exploited through a rescheduling of the instructions by the compiler.
- In **Hardware** the ILP can be exploited by many techniques of the microarchitecture such as *instruction pipelining, superscalar execution, out-of-order execution, register renaming* and *branch prediction*.

1.3 SIMD Instructions

Another concept commonly found in processors is support for SIMD instructions.

"SIMD instructions provide a form of vectorization where a large machine word is viewed as a vector of subwords and the same operation is performed on all subwords in parallel" [27].

For example a SIMD instruction could operate on vectors with a size of 128bit and the data elements could be 16bit wide (short integers). An vector of a SIMD instruction would therefore contain eight data elements. If the processor supports a SIMD **add** instruction this allows two vectors of 8 elements to be added into a vector with 8 elements with a single instruction. When the SIMD instruction is executed, the processor effectively performs eight add operations simultaneously. In that regard SIMD instructions are similar to superscalar processors, but have a much higher degree of parallelism.

The SIMD concept is not tied to a particular ISA but can be added to RISC, CISC or even VLIW architectures. On the microarchitectural level the processor has special SIMD registers and SIMD execution units to support the different SIMD instructions.

2 Optimizations

This section describes high-level optimizations that are performed by the compiler on the intermediate representation of a program. At this point the code is still machine independent and instruction selection has not yet been performed.

2.1 Static Single Assignment

Static single assignment (SSA) is an optimization required to enable most other optimizations, it is a form where each variable has only a single value assignment. Additionally every variable must be defined before it is used. Every code can be transformed into SSA form by adding indexes to variables. For example

```
i = 5 + 7
z = 8
i = i + z
```

becomes:

```
i1 = 5 + 7
z = 8
i2 = i1 + z
```

When dealing with branches, φ -nodes are added to merge variables from separate branches:

```
if (a)
    i1 = 10
```

```

else
     $i_2 = 20$ 
 $i_3 = \varphi(i_1, i_2)$ 

```

2.2 Graph structures and memory dependencies

Graph data structures are also required for most optimizations and contain information about data dependencies between instructions, they are also often called **dependency graphs**. In general graphs can be separated into two categories: acyclic graphs and cyclic graphs. **Acyclic graphs** are often used to model code inside basic blocks² or extended basic blocks. On the otherhand **cyclic graphs** are usually used to model loops or recursion and usually extend over a whole procedure and not just a basic block. In such graphs instructions (or operations) are represented as vertices and data dependencies as edges. Depending on where the graph is used vertices and edges can be annotated with additional information such as delays between instructions.

The data dependencies that form the edges of a graph can be categorized into three kinds of dependencies:

- true dependency or **read after write** (RAW)

$A = B + C$	write A
$D = A + 2$	read A

- anti dependency or **write after read** (WAR)

$A = B + C$	read B
$B = D - 2$	write B

- Output dependency or **write after write** (WAW)

$A = B + C$	write A
$D = A + 2$	
$A = E + F$	write A

Many of the optimizations that are introduced in this and the later chapters require a detailed knowledge of the data dependencies between instructions.

2.3 Machine independent optimizations

Machine independent optimizations are performed on the intermediate representation and are independent of the machine (i.e the instruction set architecture) being used.

- Scalar optimizations:
 - **Constant Evaluation:** resolves expressions of multiple constants such as $5+7$ which is resolved to 12
 - **Constant Propagation:** propagates the constant to places in the code where variables refer to constants
 - **Copy Propagation:** replaces the use of a variable with the use of another variable of equal value
 - **Common subexpression elimination:** Opposite of **rematerialization**
 - **Scalar expansion:** Promote scalar to vector/array inside loop (used in SIMD and VLIW)
 - **Strength reduction:** replaces expensive instructions by cheaper ones (eg. replace $5 * a$ with $a >> 2 + a$ since shift and add are cheaper than multiplication). Another meaning of strength reductions can concern address optimizations in connection with induction variables.
- Program optimizations:
 - Dead code elimination (reachable vs. useless code elimination)
 - Function inlining (Speed) vs. Procedural abstraction (Code size)
 - Tailcall elimination: Resolves recursion into iterative loops (very common in logic programming)
 - Peephole optimization (very small optimizations 2-3 instruction, hard to analyze)

² The concept of basic blocks is introduced in the compiler construction lecture and refers to a block of code with only one entry and one exit point. That means in particular that basic blocks cannot contain loops or branches.

- Induction variable elimination: is an optimization that tries to identify and remove the induction variables inside loops.
 - The improved loop uses pointer arithmetic instead of an index variable
 - Invariant code motion moves code that does not depend on the loop body out of the loop body
 - Use information about induction variable for optimization
- Loop optimizations:
 - Loop interchange (change inner and outer loop), the inverse function is still loop interchange
 - Loop fusion vs. Loop fission (Splitting) (or distribution)
 - * Loop peeling is special case of loop splitting that peels off one or more iterations from the beginning or the end of the loop and performs these operations separately before or after the loop.
 - Loop collapsing (collapses inner and outer loop) vs. Strip mining
 - Strip mining transforms a single loop into a doubly nested loop where the outer loop is incremented by a certain block size and the inner loop is incremented by one:


```

1   for(int j=0; j<N; j+=32) {
2       for(int i=j; i<min(j+31, N); i++) {
3           //loop body
4       }
5   }
```
 - Loop vectorization (SIMD, VLIW): The compiler analyzes the dependence graph and if no loops are found it can make use of special vector instructions of the target processor.
 - Loop concurrentization: Loops are split into several partitions and each partition is computed on a different processor concurrently.
- Reorder transformation (like code scheduling but higher level, e.g. compiler frontend not backend). Uses sophisticated dependency analysis.

3 Instruction selection

Instruction selection is a process which transforms the intermediate representation of the program into object code, by selecting a machine instruction for each computation. The resulting object code after instruction selection is therefore machine dependent. Instructions may have associated costs and the goal of instruction selection is to find a sequence of instructions, which have minimal costs.

There exist several implementations for instruction selection, which are presented in the following sections.

3.1 iBurg

iBurg is an improved version of **Burg** which was not discussed in the lecture. Its main advantage is that it's much simpler to implement (about 700 lines of code). Burg computes costs at generation time (compile-compile time). In theory iBurg could support dynamic cost computation at instruction selection time (compile time), but it does not do so in practice for backwards compatibility with Burg. Instructions are selected through tree pattern matching and dynamic programming. The goal of tree pattern matching is to find a minimal cost cover for the data flow tree that represents the operations of the intermediate language.

3.2 BEG

BEG stands for Back End Generator. It is not only used for instruction selection but also includes register allocation. The important aspects of BEG are:

- It is more advanced than iBurg
- Has a more powerful rule engine and supports **dynamic costs** and **conditions** for instruction selection.
- Can do **register allocation**, but only locally on basic block level
- Has two types of register allocation (on the fly, general register allocation)

3.3 Dag-driven instruction selection with PBQP

Another solution for instruction selection is the dag-driven instruction selection using SSA-Graphs and PBQP. Instruction selection is modeled as a partitioned boolean quadratic problem, which is an NP-Complete problem. PBQP tries to find a cost minimal assignment h of variables X to their respective domains D :

$$h : X \rightarrow D$$

At the core of PBQP two functions are used, a local cost function c and a related cost function C , the sum f of both forms the cost of an assignment for variables to their respective domains:

$$f = \sum c_i + \sum C_{ij}$$

The instruction selection with PBQP works like this. For each node u in the input DAG there exists a variable x_u which is mapped to an operation out of a list of possible operations for this node. The possible operations are defined by a normalized graph grammar which consists of base rules and chain rules. The local cost function is defined as a cost vector c_u that defines the cost of assigning each operation to x_u . Additionally the related cost function is modelled as a matrix C_{uv} . It is used to “ensure consistency among base rules and to account for the costs of chain rules” [9]. The values of c_u and C_{uv} are either **zero** for matching base rules, **infinite** for incompatible base rules or a value which is the **sum of transitive chain rule costs** in order to make two non-matching base rules compatible. In summary: “A solution of PBQP determines which base rules and chain rules are to be selected” [9].

The PBQP based instruction selection also allows instruction selection for complex patterns such as “div-mod” or “auto-increment”, however this can lead to cycles in the graph.

- SSA graphs model the data flow through registers, but not the dataflow through memory. That is, SSA graphs do not reflect memory dependencies. This can lead to cycles which must be broken up by adding potential data dependencies.
- **Complex patterns** for instructions with multiple outputs such as “div-mod” or “auto-increment for pointers” can cause cycles in the graph. This can happen if “a set of operations in the SSA graph is matched by a pattern for which there exists a path in the SSA graph that exits and re-enters the complex pattern within the basic block” [9].

Complex patterns are matched by enumerating the set of all viable instances of a complex pattern. In the resulting set two instances p and q within a basic block b may have a dependency $p \prec_b q$, which can lead to the cycles mentioned above. Such cycles are broken up by adding additional constraints in the form of **cost matrices**, which “constrain the solution space such that no cyclic data dependencies can be constructed in any valid solution” [9].

An important difference between the different instruction selectors is when costs are computed. Burg and iBurg do it at compile-compile time, where as BEG and PBQP do it at compile time.

4 Register allocation

There are three important algorithms. Chaitin and Briggs which use a graph coloring approach and Chow-Hennesy which use a priority function.

4.1 Chaitin

Chaitin builds a dependency graph and then tries to simplify the graph. **Simplification** happens by removing nodes from the graph that have a *degree* which is less than the amount of available registers. The nodes are placed on a stack for later coloring. If the graph reaches a state where no such nodes can be removed, then Chaitin spills one node. The node to spill is selected through a cost function that assigns each node a weight (cost divided by degree of the node) and then chooses the one where the cost for spilling is as low as possible. If a node is spilled, then the graph is rebuild without that node and the steps are repeated until the graph is empty.

Otherwise when all nodes have been removed from the graph the coloring phase starts. In the **coloring phase** each node is removed from the stack (in the reverse order than they were put on the stack) and added back to the graph, then it is assigned a color that is different from all its neighbours. This approach prevents Chaitin from successfully coloring certain graph patterns such as the diamond pattern (cycle of four nodes) with a minimum of 2 registers. Instead Chaitin needs one additional register.

4.2 Briggs

Briggs’ algorithm works just like Chaitin’s, but it performs the **spilling** of nodes **after** the **coloring** phase where as Chaitin spills when it removes nodes from the graph. This has the effect that Briggs can color diamond patterns in the graph with a minimum of 2 registers instead of 3 like Chaitin does. The difference between Chaitin and Briggs can

be seen in Figure 1. When the algorithm starts the **coloring phase** it reinserts nodes from the stack back into the graph and gives them a color different from all neighbours. The difference becomes obvious, when a node is inserted back into the graph that has k or more neighbours. Chaitin would have spilled such a node in the simplification phase. With Briggs' algorithm on the otherhand there are **two possible cases**:

- It might be the case that some of its neighbours already have the same color and that there is still a color available to assign to the node. In this case the node is colored and the algorithm proceeds to the next node.
- On the other hand if no color is available, then Briggs leaves it uncolored and proceeds to the next node. After all nodes have been reinserted into the graph the uncolored nodes are spilled and the procedure is repeated.




Figure 1: Register allocation phases of Briggs and Chaitin [10].

4.3 Chow Hennesy

Chow-Hennesy assume that all variables reside in memory and are loaded into registers as required. This is the reverse concept of Chaitin and Briggs. A priority function is used to calculate the saving when a variables is kept in a register instead of the memory. The variables which have the greatest savings are then selected to be stored in registers. Chow-Hennesy's register allocator works on procedure level.

If no suitable register is found, then live range splitting is applied.

Steps in the Chow-Hennesy algorithm:

1. Separate the **unconstrained live ranges** and handle to handle them in the last step. Unconstrained live ranges are those which have less neighbours than available registers.
2. Repeat steps a) to c), each time assigning a color to a live range until all constraint live ranges have been assigned a color or until there is no register left that can be assigned to any live range in any basic block.
 - (a) Compute the priority function $P(lr)$ for each constraint live-range lr if has not been computed. If $P(lr)$ is negative, or if lr is uncolorable, mark lr as a noncandidate, and leave it unassigned. Delete lr from the interference graph.
 - (b) Find the live range with the highest priority function, lr^* , and assign a color to it. The color must not be in the **forbidden** set for lr^* . The forbidden set lists registers that are not allowed as target registers for the given live range. For each live range that lr^* interferes with, update the **forbidden** information.
 - (c) Check each live range interfering with lr^* to see if it needs to be split. A live range needs to be split if all of its target registers are in its forbidden set.
3. Assign colors to the unconstrained live ranges, each time choosing a color not belonging to their forbidden set.

Priority function: The priority function $P(lr)$ assigns a priority to each live range lr to determine if it should be allocated to a register. $P(lr)$ is computed as the sum of execution time savings divided by the number of units in each live range:

$$S(lr) = \sum_{i \in lr} s_i \times w_i \quad (1)$$

$$P(lr) = \frac{S(lr)}{N} \quad (2)$$

with

- s_i = Weighted sum of load costs, store costs and move costs per unit. A unit is normally a basic block.
- w_i = Estimated execution frequency
- N = Number of live units in the live range

Live range splitting: If a symbolic register has a very long live range it can be split into two parts, this way each smaller live range can be spilled separately if necessary. Live range splitting can be easily added to Chaitin and Briggs but was not present in the original algorithms.

4.4 Differences and related concepts

Besides knowing the algorithms, it is important to know some of their differences. The following differences between the algorithms have been emphasised in the lecture. Additional differences can be found in the paper of Chow-Hennesy, which contains a summary of the differences between Chaitin and Chow-Hennesy's algorithms (see [13], Section 6).

- Both Chaitin and Briggs algorithms need multiple iterations where as Chow-Hennesy finishes in one iteration. The reason is that for Chaitin and Briggs the insertion of spill code may block additional registers thus requiring more live ranges to be spilled (see Figure 1).
- Chaitin and Briggs do the life range analysis on instruction level where as Chow-Hennesy perform life range analysis on basic block level. This is because Chaitin and Briggs do register allocation after instruction selection, but Chow-Hennesy's algorithm works on the intermediate code level.
- Chaitin and Briggs do register allocation for all registers, where as Chow-Hennesy only do register allocation outside of basic blocks.

The following paragraph summarizes some concepts that are relevant in connection with register allocation.

Calling conventions: Calling conventions are conventions about how registers are used and who is responsible to save and restore them. There are **caller-saves** and **callee-saves** registers. The conventions are a result of a multi-step procedure. First the architecture has an impact on the calling conventions, then the operating system and lastly the used programming language. Calling conventions are part of the ABI and if not taken care of they may cause incompatibilities between program binaries such as if libraries are used or programs written in different languages interact.

Pre-coloring: Pre-coloring is used to assign correct colors to argument registers to avoid unnecessary copy instructions.

Rematerialization: Some optimizations in Section 2 such as *common subexpression elimination* optimize a program by removing redundant computation. The disadvantage of such an optimization can be that more symbolic registers are used or that the live range of a symbolic register is increased. However sometimes it can be cheaper to recompute a value than to store it in a register. This is often the case if a value can be recomputed with a single instruction. Rematerialization recomputes a value from another value such that instead of two values only one value needs to remain in a register and the other can be recomputed when needed. Rematerialization is often used in address calculation such as adding a constant value to an address. For example in $*p = *q + 2;$, if p is used at different locations in a function it can either remain in a register or be recomputed from q each time it is needed. Rematerialization is commonly done by register allocators when it is easier to recompute a value, than to keep it in its own register or to reload it from memory.

5 Coalescing

Coalescing is a form of copy elimination that finds registers that are copies of each other and removes the copy instruction, thus putting the values into the same register. Coalescing may affect the colorability of an interference graph (both negative and positive results are possible).

- Aggressive coalescing (used by Chaitin): Remove all possible copy instructions, may result in increased spilling.
- Conservative coalescing: Performs coalescing only when graph colorability is not affected. Was intended to be an improvement but later analysis showed that the algorithm actually performed worse than aggressive coalescing.
- Iterative coalescing: Eliminates more copies by interleaving conservative coalescing with simplification phases (like Briggs). Also has worse results than aggressive coalescing.
- Optimistic coalescing: Aggressive coalescing, but the algorithm memorizes what has been coalesced. If coloring is not possible and nodes need to be spilled, then the coalescing is reversed by live range splitting and then only parts of the nodes are spilled if possible. **Best results.**

6 Optimal register allocation using integer linear programming

Performance overhead of spill code is minimized by using integer linear programming to achieve near optimal results. Since the problem is NP-complete an optimal solution will be intractable for very complex problems. However the Optimal Register Allocator (ORA) solver still produces very good results that are very often within 1% of the optimal solution. However in order to define what optimal means we need to know which optimizations are being done (or not done) by the register allocator.

What does the register allocator do and not do?

1. The register allocator does not reorder instructions.
2. The register allocator adds only spill load instructions, spill store instructions, and rematerialization instructions.
3. The register allocator removes only copy instructions and instructions defining symbolic registers that are rematerialized.
4. All control-flow paths through a function can potentially execute.
5. At a given location, the cost of a spill instruction is a fixed number of cycles (based on the instructions' type) times the location's estimated execution count.
6. A basic block's estimated execution count equals the sum of the counts exiting the block, i.e. estimated execution counts satisfy Kirchhoff's current law over the control flow graph.

The ORA implementation is composed out of three modules. The analysis module analyzes a function's control flow graph and identifies points which require a decision about register allocation actions. For each decision a boolean decision variable is introduced that records if the decision is made (1) or not (0) and also what action is taken if the variable is set to 1. These decision variables are then built into a series of **inequalities** that model constraints for the decision variables. The solver module then solves these inequalities and finally the rewrite module rewrites the code according to the results in the decision variables.

6.1 ORA Modules

Most of the paper focuses on the **analysis module** and explains the steps to derive (in)equalities from decision variables. The steps in the analysis module are as follows:

- Use live range analysis on the function's control flow graph and build an **instruction graph** for each symbolic register. The instruction graph contains solid and dashed lines for each symbolic register to show active and inactive live ranges, respectively.
- Apply transformations to create a **symbolic register graph**. Each transformation can potentially create one or more conditions. A **condition** is an equality or inequality function containing decision variables to constrain the valid assignments to the decision variables. The following gives an example for such a condition:

$$x_{defA} = x_{use-end1A} + x_{use-cont1A} \quad (3)$$

This condition ensures that if the symbolic register A is allocated to a register at the given instruction, then its use must either end at that point or it must continue. At this point decision variables are not yet tied to real registers, that happens in the next step.

- A copy of each symbolic register graph and its associated set of conditions is made for each **real register** that is available for allocation. For example:

$$x_{defA}^1 + x_{defA}^2 = 1 \quad (4)$$

This condition requires that the symbolic register A is allocated to exactly one physical register, either register 1 or register 2, but not to both or none.

- Next several additional conditions are added to ensure that the solution is correct and optimal. For example conditions are added such that not too many or too few symbolic registers are allocated to real registers, or to ensure optimal spill code placement.
- Another additional transformation is for rematerialization. If a symbolic register can be rematerialized (see Section 4), then the register allocator adds conditions to allow rematerialization instead of spilling and loading a symbolic register.

When all conditions have been created they are passed to the solver module to find a valid solution for all decision variables.

6.2 Results

The experimental results show that the ORA performs significantly better than other register allocators and is able to remove many copy instructions and reduce the overhead of spill code significantly. There exists a second paper that was written six years later and discusses improvements to the original ORA implementation. The authors were able to reduce the complexity of the algorithm from n^3 to $n^{2.5}$. They also improved the speed by a factor of 1000x (10x CPU, 10x better solver, 10x improved model).

7 Interprocedural register allocation

Interprocedural register allocation (which is also often called global register allocation) performs register allocation accross procedures or compilation units and not just within a single function as is done in global register allocation. This solves the problem that different functions may assign the same global variable to different registers or the same register to different local variables, which causes unnecessary copy instructions.

7.1 Global Register allocation at link time (Annotation based)

Global here means interprocedural accross all compilation units. The register allocation is split into three parts:

- Compiler
- Register allocator
- Linker

The compiler does as much work as possible in order to maximize the benefits of separate compilation such that in the linking phase there is not too much work required. The compiler inserts annotations into the object code which describe how variables are used. Annotations provide information to the linker about how to replace variables and how to rewrite the code. The following six annotations are inserted by the compiler. Each annotation is tied to a variable v . When the linker is run, it analyses the object code to identify if v has been assigned to a register. If v is in a register then the corresponding action is applied, otherwise the annotation is ignored.

- REMOVE. v Remove the instruction
- STORE. v Replace store by copy instruction
- LOAD. v Replace load by copy instruction
- OP1. v , OP2. v , RESULT. v Replace operands or result by register

The register allocator generates a call graph and uses the information provided by the compiler assign variables to registers. It does this by building groups of variables that are not active at the same time and then assigns a usage frequency to those groups. The same happens for global variables. Finally the groups with the highest frequencies are allocated to registers. After variables have been assigned to registers the linker can use this information rewrite the code and to apply the actions that have been stored in the annotations. While doing this it must take care to adjust addresses of instructions or data if a previous instruction is being removed.

Additional considerations concern initialization and recursion.

Initialization

Special care must be taken to initialize global variables and procedure parameters. For global variables an INIT action is placed at the beginning of the program and runs when the program is invoked. The INIT action contains instructions to copy the initial value of global variables from memory to the respective register.

Recursion and indirect calls

Recursion means that the same procedure may be called repeatedly before the first invocation has been completed. Therefore the program needs to take care to save the necessary registers of local variables before the next invocation of the procedure. The question is who should be responsible to save the local variables of the procedure. It turns out that it is not enough if each recursive procedure is responsible to save its local variables because this would not archive local variables of other procedures in the call chain. The solution is to let the procedure that makes the recursive call save the local variables of all procedures in the call chain. The same solution is used for indirect calls.

7.2 Register allocation across procedure and module boundaries (Web)

This has two important parts, the web algorithm itself and clustering (e.g. spill code motion).

Web algorithm:

Performs several steps:

1. Reads in source files and produces intermediate representation files.
2. Creates program database.
3. Uses Program database and transforms intermediate representation files into object files.
4. Linking of the object files.

The web algorithms creates a table with L_REF, P_REF, and C_REF entries from which a web interference graph is generated. This is then used to apply a coloring on the graph that determines which register is being used for each global variable.

Clustering (Spill code motion):

The idea is to move spill code for callee-saved registers inside a cluster from one node to its dominating node. If the node is being called more than once, then the overhead of the spill code is reduced. Same for caller-saved registers which are moved down to lower nodes in the same cluster.

8 Instruction Scheduling

Instruction scheduling is an optimization that deals with rearranging the instructions of a program to better exploit the inherent parallelism of the instructions. The goal is to move instructions that depend on each other further apart and instead insert independent instructions inbetween. This prevents that dependent instructions block the processor pipeline and allows a more instructions to execute simultaneously. The simplest form of instruction scheduling is called list scheduling because from a list of possible instruction that can be scheduled one with the highest priority is selected based on some kind of heuristic. There exist two papers that deal with list scheduling which both present different heuristics for the problem. The list scheduling algorithms presented in the papers have a worst case complexity of $O(n^2)$ needed to build the dependency graph. However in practice there exists also a linear time algorithm.

The improved **linear time algorithm** works as follows. The algorithm goes through each instruction and each time a register is defined the algorithm saves which instruction defined the register. Each time a register is accessed the corresponding instruction can be looked up and the algorithm adds a dependency to the graph. The only problem with this algorithm is that the initialization of the corresponding data structure may be expensive. However this can be optimized when using virtual registers by storing from which instruction to which instruction a basic block extends. Based on these limits it can be easily determined if an instruction is still independent. Otherwise the datastructures would need to be rebuild for each basic block.

8.1 Phase ordering problem:

A problem between instruction scheduling and register allocation is that both optimizations can have negative effects on the other one, thus it is difficult to decide what should be done first – register allocation or instruction selection. This problem is called the *phase ordering problem*. The list scheduling algorithms below attempt different solutions but still perform both optimizations separately. A better solution is discussed in the next Section which presents algorithms that perform instruction scheduling and register allocation together at the same time.

The impact of each optimization to the other is as follows:

- Register allocation serializes the code and removes opportunities for scheduling (less instruction level parallelism).
- Instruction scheduling increases the length of the live ranges (register pressure), causing more interferences and thus requires the use of more registers or increased spilling.

8.2 Instruction scheduling for the IBM RISC System/6000 Processor (IBM)

The algorithm which is described in this paper performs the instruction scheduling twice, once before register allocation and once afterwards. The first instruction scheduling has more freedom since register allocation has not yet been done, but register allocation may insert spill code and delete move instruction which make a second run of instruction scheduling necessary. The algorithm itself works as follows:

- It uses a dependency graph which is constructed for each basic block. The dependency graph has one node for each instruction and adds a directed edge between two instructions if one needs to precede the other.
- Edges are labeled with the delay between instructions.
- After the dependency graph has been build, nodes are labled upwards with the **maximum delay** from the node to the end of the basic block (red digits in Figure 2).

- The algorithm keeps a **current time** counter, which is initially zero. It is increased by the execution time of each scheduled instruction, which is usually one.
- Nodes are labels with **earliest time** value which is calculated from the current time of the last scheduled predecessor plus the delay of that instruction to its successor. For example the node L.B has a delay of one and is scheduled in step 2 where the current time is increased to 2, so the ADD node would be labeled with an earliest time of 3 (2+1).

Figure 2 shows the the dependency graph from the paper but adds the values of the maximum delay and a table that shows how the current time is updated and which instruction is selected in each step.




Figure 2: Dependency graph constructed by IBM instruction scheduling algorithm

When deciding which node to select in each step, the algorithm uses an eight step heuristic. Since there is no planning or lookahead involved the algorithm is not guaranteed find the best solution. There are the following seven heuristics:

1. Initialize the set of all those instructions that have not yet been selected, and that have no predecessors in the dependency graph (these are the "legal" ones).
2. Refine the subset to those instructions whose earliest time has arrived or, if none, those with the smallest earliest time.
3. If one or more instructions have been selected, and if the current subset contains one or more instructions of opposite type (fixed/floating) from the last one selected, then refine the current subset to those of this opposite type.
4. Refine the subset to those of maximum total delay along the path of each instruction to the end of the basic block.
5. Refine the subset to those of minimum "liveness weight".
6. Refine the subset to those with greatest uncovering".
7. Refine the subset to the unique instruction that came first in the original ordering.

8.3 Efficient Instruction Scheduling for a Pipelined Architecture (HP)

The general idea is similar to the IBM algorithm. The algorithm works as follows:

1. Build a scheduling dag over the basic block
2. Put the roots of the dag into a candidate set
3. Select the first instruction to be scheduled based on the heuristics below
4. While the candidate set is not empty do the following:

- (a) based on the last instruction scheduled and the heuristics select and emit the next instruction that should be scheduled
- (b) delete the instruction from the dag and add any newly exposed candidates

The following heuristics use the following criteria to determine the priority with which a candidate should be scheduled:

1. Whether an instruction interlocks with any of its immediate successors in the dag.
2. The Number of the immediate successors of the instruction
3. The length of the longest path from the instructions to the leaves of the dag.

The instruction scheduling is performed before register allocation. The paper mentions register allocation but claims that "serializing definitions does not unduly restrict [the] code".

9 Register allocation & instruction scheduling

This section introduces three methods which combine instruction scheduling and register allocation in order to solve the phase ordering problem. The first paper presents two algorithms the Integrated Prepass Scheduling (IPS) and the dag-driven register allocation. The second paper introduces a method named Register Allocation with Scheduling Estimate (RASE).

9.1 Integrated Prepass Scheduling

The main issue of the phase ordering problem is that register allocation reduces opportunities for scheduling while instruction scheduling increases the length of live range making register allocation more difficult. The IPS algorithm solves this problem by using two strategies that can be selected depending on what strategy is more appropriate. The two strategies are:

- CSP (Code scheduling for pipelined processors) reduces pipeline delays but can increase the lifetime of registers. It is used if enough free registers are available.
- CSR (Code scheduling to minimizes register usage) is used when the number of registers is low to control register usage. It tries to "find the next instruction which will not increase the number of live register or if possible, decrease that number".

IPS uses a simple heuristic to switch between the two strategies, it keeps track of the number of available registers in a variable named AVLREG, if the number of free registers drops below a certain threshold, then it switches to CSR. When AVLREG has increased above the threshold then it switches back to CSP.

9.2 Dag-driven register allocation

Dag-driven register allocation is a form of postpass scheduling to keep the graph flat and wide. It also does not insert any additional spilling instructions into the code. The algorithm introduces two measures for the graph the width and the height:

- The **width** is defines as the maximum number of mutually independent nodes. Wider graphs indicate higher parallelism.
- The **height** is the length of the longest path. If the graph is too high then code scheduling becomes less efficient.

The goal of the dag-driven register allocator is to balance the dag. To do that it will **minimize the height** of the graph and **limit the width** of the graph to a number that is less or equal to to the amount of registers available.

The dag-driven register allocator uses two techniques to achieve these goals:

- First, it makes use of free WAR dependencies. That is, it makes use of redundant dependencies when allocating registers. Such redundant dependencies can occur for example if a RAW dependency already exists between two instructions. In the Listing below assume registers **R2** and **R4** are available for reuse in the second instruction. There is already a RAW dependency for **R5**, so when register **R4** is choosen a redundant WAR dependency is added. This WAR dependency is free because of the existing RAW dependency for **R5**, so **R4** is a better choice than **R2**. When reusing registers, the dag driven register allocator will prefer those registers that only introduce redundant dependencies.

```
1 Add R5, R4, R1
2 Sub ??, R5, #4
```

- Second, it tries to balance the growth of the dag. When a register is reused and the register allocator cannot make use of a free WAR dependency then it must add a dependency which connects two independent paths and the height of the dag will be increased. So the important part in balancing the dag is to find a path to connect the path of the current instruction, such that it does not increase height of the dag too much. To achieve this for each instruction the *earliest issue time (EIT)* and *earliest finish time (EFT)* are computed. The register allocator now tries to find two paths such that one has a high EIT and the other has a large EFT.

9.3 Register Allocation with Scheduling Estimate (RASE)

The RASE approach is an integrated scheduling and register allocation method. The idea behind RASE is to perform a pre-scheduling in order to calculate schedule cost estimates that enable the register allocator to make a decision about how many registers it is going to use. Essentially RASE splits the available registers into two parts, one part for the register allocator, and one part for the instruction scheduler. The RASE algorithm has three phases:

1. Pre-scheduling
2. Global register allocation
3. Instruction scheduling with local register allocation

The **first phase** is the pre-scheduling, which calculates the schedule cost estimate. During the pre-scheduling, the order of the instructions is not changed.

The **second phase** performs a *global* register allocation using the schedule cost estimate, but leaves enough free registers for the last phase. The schedule cost estimate allows the register allocator to estimate, how the cost of local register allocation increases, if it uses more registers to allocate *global* symbolic registers. In the second phase the register allocator is only responsible for allocating global symbolic registers to physical registers, the allocation of *local* symbolic registers is deferred until the third phase.

The **third phase** performs the instruction scheduling and does the *local* register allocation. This register allocation must be within the limits for *local* registers that have been determined in the second phase.

How does the schedule cost estimate function work? The schedule cost estimate is a quadratic function (of *regressive* form). It takes as input the number of local registers and returns as output the estimated machine cycles:




Figure 3: Schedule cost estimate function

The coefficients c and d are computed as part of the pre-scheduling. Essentially this function allows the register allocator to estimate how much the required machine cycles are increased, due to loss of parallelism, if the available local registers are reduced. As can be seen in Figure 3, if the register allocator leaves 15 registers to the third phase, then the total execution cost for that basic block is not very high, however if only 4 or 5 registers are left to the third phase, then the cost increases quite significantly.

9.4 Which algorithm should be preferred?

When comparing the three algorithms one can say that IPS is the "best" algorithm, because it is relatively easy to implement and produces results which are comparable to the other two solutions. The IPS algorithms can be easily

implemented in existing register allocators such as Chaitin or Briggs. In contrast the DAG driven algorithm and RASE are both quite complicated to implement but do not produce significantly better results.

10 Trace scheduling

Trace scheduling attempts to provide another solution for the phase ordering problem. A trace is **a sequence of instructions that can have exit and entry points but that must not have any loops**. The trace scheduler orders traces by their frequency and schedules the most frequent trace first. Inner most loops usually contain the traces with the highest frequency and are thus scheduled first. Since the instruction scheduler is also responsible for assigning variables to registers, this scheduling approach effectively gives priority to those variables, which are used with the highest frequency. The advantage of this approach is that at the beginning all registers are available for use by the scheduler, giving the scheduler complete choice over registers with the highest frequency.

Since traces are scheduled individually of each other care must be taken if two traces merge with each other or split from each other. This can either happen at split nodes, when one trace leaves from the other, or at join nodes, when one trace joins into another. Since the traces are scheduled and register allocated individually there needs to be a mechanism to communicate register allocation decisions between traces. This is done by adding special nodes named *Value Location Mapping* (VLM).

10.1 Variable Location Mapping (VLM):

A VLM is placed at the split or join nodes between two traces and contains the information about already allocated variables. So when a trace is scheduled that contains a variable which has already been allocated, then the scheduler can take this decision into account. It tries to ensure that individually scheduled traces reference their values at the same locations to avoid unnecessary data motions such as register moves, spills and restores. If a VLM appears at the beginning of a trace, then the scheduler must make sure to read values that appear in the trace from the locations specified in the VLM. On the other hand, if a VLM appears at the end of a trace, then the scheduler must make sure to *satisfy* the references in the VLM, that is, it must store values that appear in the trace at the locations specified by the VLM. Sometimes it may not be possible to satisfy the constraints in a VLM. This can happen if there is a VLM both at the top and bottom of a trace and both VLMs have conflicting locations for the same variable. If it is not possible to satisfy the location constraints in a VLM, then the scheduler must insert **compensation code** to move or copy values to the correct locations.

10.2 Delayed binding

Delayed binding is used because some values have live ranges that go through a trace but the value is not actually used inside the trace. *"A delayed binding is a sort of pseudo-location that may be assigned to an unreferenced value by the instruction scheduler."* Delaying the variable binding until there is an actual reference to it helps to preserve registers for more important values. When a delayed binding is bound to an actual location it is determined if there exists an unused register that is free through out the whole live range of the value, otherwise the value is bound to memory.

Paper Evaluation: The evaluation of the trace scheduling paper is not useful, because the results are only compared to themselves.

11 Software pipelining

Software pipelining is a form of instruction scheduling with the goal of scheduling the different instructions of a loop in a way, such that multiple loop iterations can be active at the same time.

11.1 Modulo Variable Expansion

One problem in software pipelining is that a variable is defined and then used two cycles later. If this variable remains in the same register during every loop iteration, then each iteration must take two cycles. However if copies of the variable are kept in different registers for consecutive iterations, then it is possible to start a new operation in each cycle. This concept of using multiple registers for the same variable is called **modulo variable expansion**.

11.2 Resource-constrained software pipelining

This algorithm provides a solution to the software pipelining problem by combining instructions into sets of available instruction which are then scheduled. The algorithm is very elegant but has the grave problem that the algorithm is only shown graphically, the actual **heuristic** to choose which instructions can be combined into the sets and how to schedule them **is missing** and thus the algorithm cannot be implemented.

11.3 Iterative modulo scheduling:

Different scheduling strategies exist in software pipelining, the iterative modulo scheduling is a form of the “schedule-then-move” strategy. The goal of iterative modulo scheduling is to find a schedule for the instructions of a loop body, such that the loop can be repeated at regular intervals, without causing any conflicts between the instructions. There are two types of conflicts that can occur, a resource conflict or a dependency conflict:

- **Resource conflict:** The same processor resource such a bus or a pipeline stage are in use at the same time.
- **Dependency conflict:** Can be an inter-iteration-dependency if there exists a dependency between instructions in two different iterations of a loop or an intra-iteration-dependency if there is a dependency between two instruction in the same loop iteration.

Before the actual iterative modulo scheduling is performed several other optimizations and transformations are performed, one of them is IF-conversion. **IF-conversion** removes all branches except the loop closing branch and converts the code into a single basic block. The different branches of the original code are instead expressed by data dependencies involving predicates.

Iterative modulo scheduling introduces the notion of an **initiation intervals (II)** which is the interval between the start of a new loop iteration. An II of four means that every 4-th instruction a new loop iteration begins. A **minimum initiation interval (MII)** is calculated and used to calculate the minimum length of a schedule. To compute the actual II a candidate II is used that is initially set to the MII and then step wise incremented until a suitable II is found. The MII is the maximum of the Resource constraint MII and Recurrence constraint MII values:

- The **Resource-constrained MII** used to avoid that two instructions block the same processor resource at the same time. For example if an add instruction requires to use the result bus in the fourth cycle and a multiply instruction requires the result bus in the sixth cycle, then an add cannot be scheduled two cycles after a multiply. The ResMII can be computed by performing a bin-packing of the reservation tables for all the operations.
- The **Recurrence-constrained MII** is used prevent data dependencies between the same operations in different loop iterations.

The iterative modulo scheduling starts with the initially computed II and tries to find a valid schedule for this II and a given budget. If no schedule can be found the II is increased by one and the procedure is repeated until a schedule is found. There are some differences between the traditional acyclic list scheduling and iterative modulo scheduling:

- Instructions can also be unscheduled and rescheduled, thus operation scheduling instead of instruction scheduling is performed. Operation scheduling picks an instruction and schedules it at a time slot that is both legal and most desirable.
- Instructions do not become “ready” after their predecessors have been scheduled. Instead the algorithm keeps track of which instructions have never been scheduled and schedules instruction based on a priority function.
- If an instruction is unscheduled it is immediately rescheduled.

11.4 Optimizations for processors with SIMD instructions

Processors with SIMD instructions allow to execute the same sequence of instructions on multiple instances of data such as arrays. For this purpose the data must be naturally aligned on the block size. If the alignment cannot be statically determined at compile time then the compiler needs to insert dynamic runtime checks that verify if the pointers are aligned. If the pointers are aligned then SIMD instructions can be used, otherwise the memory is accessed sequentially. These dynamic checks increase the program size and impact the execution speed. Not only the dynamic checks increase program size, but also the fact that there need to be two versions of a loop, one version with SIMD instruction and another version which accesses memory locations sequentially.

The paper describes an algorithm to generate SIMD instructions for logical and arithmetical operations as well as SIMD load and store instructions. Further more it describes an analyzation technique to statically identify the alignment of C pointers. This alignment information can then be used to reduce dynamic alignment checks and thus reduce the overhead of those checks. About 50% of all pointers can be statically identified.

11.4.1 SIMD Instruction Generation

The SIMD instruction generation consists of two phases:

- Phase 1 deals with the generation of logical and arithmetical SIMD instruction inside loops that process arrays.
- Phase 2 deals with the generation of LOAD and STORE SIMD instructions for data that is used by the logical and arithmetical SIMD instructions which have been generated in phase 1.

In order to generate logical and arithmetical SIMD instructions from loops the **loop must be unrolled k times**, where k depends on the number of elements in a SIMD instruction. For example if a loop processes 16bit elements and the SIMD operands are 32bit then the loop needs to be unrolled two times. If the loop count is not a multiple of k then a pre- or postloop is added which is executed $N \bmod k$ times, where k is the unroll count and N the loop count. Depending on the alignment information a preloop or a postloop is added.

The main reason for loop unrolling is get an **acyclic dependency graph** for the loop body which contains enough equivalent expressions that can be combined into a SIMD instruction. The nodes in the graph are *s-nodes* (statement nodes) and *b-nodes* (groups of basic blocks). The algorithm first schedules s-nodes that are not candidates³ for SIMD instructions as well as all b-nodes. Then it tries to find a series of s-nodes which are structurally equivalent and combines them into a SIMD instruction. To identify the instructions that can be combined into SIMD nodes, the algorithm builds *“all possible combinations of SIMD candidates and rates them according to the number of resulting SIMD expressions and the number of adjacent subwords in the SIMD expressions”*. Scheduled nodes are removed from the dependency graph and the procedure is repeated until the graph is empty.

The algorithm also applies scalar expansion and accumulator splitting. Scalar expansion replaces a scalar by an array which contains copies of the scalar, such that it can be used with SIMD instructions. Accumulator splitting is used in reductions such as calculating the sum of an array. The array is split into several smaller arrays for which the sum can be calculated in parallel, the results is then a smaller array from which the final result can be computed.

11.4.2 Alignment analysis

The alignment analysis is done by abstract interpretation of the code. For each expression that modifies a pointer the algorithm stores the possible remainders modulo k , where k is the number of bytes in a SIMD instruction (e.g. 4 on 32bit). Doing so keeps the possible state space small and prevents a state explosion during the abstract interpretation of the code.

The algorithm first performs an intra-procedural analysis by examining pointers inside procedures, followed by an inter-procedural analysis. When an array is defined or dynamically loaded, then the first element is already aligned correctly, that is the alignment is zero modulo the block size. This is enforced by the program loader, the compiler and the function family of `malloc` when memory is allocated dynamically. When a pointer is modified for example through pointer arithmetic, the algorithm computes the possible remainders of the new pointer. For example for a block size of 4 bytes the possible values for the pointer alignment are $\{0,1,2,3\}$. If the set of alignment information for a pointer contains only the value $\{0\}$, then the pointer is correctly aligned, if the set contains multiple values it means that that several alignments are possible. This in the next step this alignment information is propagated across procedure calls by the inter-procedural analysis.

Based on the alignment information that the algorithm computed, dynamic checks are inserted if necessary.

³Candidates are those nodes for which SIMD instructions are available on the platform. For example if the target processor does not support a special SIMD instruction for multiplication then nodes with multiplications are not candidates for SIMD instructions.

References

- [1] The PowerPC 604 RISC Microprocessor (S.P. Song & M.D. Denman), 1994
- [2] Alpha AXP Architecture (R.L. Sites), 1993
- [3] Discorvery 6 - Intels Sternenschiff P6 im Detail (G. Schnurer), ct' 4/1995
- [4] Advanced Compiler Optimizations For Supercomputers (D.A. Padua & M.J. Wolfe), 1986
- [5] The CONVEX FORTRAN 5.0 Compiler (R. Mercer), 1988
- [6] Effectiveness of a Machine-Level, Global Optimizer (M. S. Johnson & T.C. Miller), 1986
- [7] Engineering a Simple - Efficient Code Generator Generator (C.W. Fraser, D.R. Hanson, T.A. Proebsting), 1992
- [8] BEG - a Generator for Efficient Back Ends (H. Emmelmann, F-W. Schröer, R. Landwehr), 1989
- [9] Generalized instruction selection using SSA graphs (Andreas Krall et al.), 2006
- [10] Coloring Heuristics for Register Allocation (P. Briggs, K.D. Cooper, K. Kennedy, L. Torczon), 1989
- [11] Register Allocation & Spilling via Graph Coloring (G.J.Chaitin), 1982
- [12] Register Allocation via Coloring (G.J.Chaitin, M.A. Auslander, A.K. chandra, J. Cocke), 1980
- [13] The Priority-Based Coloring Approach to Register Allocation (F.C. Chow & J.L. Hennessy), 1990
- [14] Optimistic Register Coalescing (J. Park & S-M. Moon), 1998
- [15] Optimal and Near-optimal Global Register Allocation Using 0-1 Integer Programming (D.W. Goodwin & K.D. Wilken), 1996
- [16] A Faster Optimal Register Allocator (C. Fu & K. Wilken), 2002
- [17] Global Register Allocation at Link Time (D.W. Wall), 1986
- [18] Register Allocation Across Proceedure and Module Boundaries (V. Santhanam & D. Odnert), 1990
- [19] Instruction scheduling for the IBM RISC System/6000 processor (H.S.Warren), 1990
- [20] Efficient Instruction Scheduling for a Pipelined Architecture (P.B. Gibbons, S.S. Muchnick), 1986
- [21] Code Scheduling and Register Allocation in Large Basic Blocks (J.R. Goodman & W-C. Hsu), 1988
- [22] Integrating Register Allocation and Instruction Scheduling for RISCs (D.G. Bradlee, S.J.Eggers, R.R. Henry), 1991
- [23] Phase Ordering of Register Allocation and Instruction Scheduling (S.M. Freudenberger & J.C. Ruttenberg), 1991
- [24] Software Pipelining: An Effective Scheduling Technique for VLIW Machines (M. Lam), 1988
- [25] A Realistic Resource-Constrained Software Pipelining Algorithm (A. Aiken, A. Nicolau), 1990
- [26] Iterative Modulo Scheduling: An Algorithm For Software Pipelining Loops (B.R Rau), 1994
- [27] Compiler optimizations for processors with SIMD instructions (I. Pryanishnikov, A. Krall, N. Horspool), 2006