ELL201 Assignment 2

Ritika Soni 2020MT10838

14th March 2022

Q1:

QN	Q(N+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

State Table :

SN	Q3	Q2	Q1	Q0	Q3N	Q2N	Q1N	Q0N	S3	R3	S2	R2	S1	R1	S0	R0
0	0	0	0	0	0	0	0	1	0	Х	0	Χ	0	Х	1	0
1	0	0	0	1	0	0	1	1	0	Х	0	Х	1	0	Х	0
3	0	0	1	1	0	0	1	0	0	Х	0	Х	Х	0	0	1
2	0	0	1	0	0	1	1	0	0	Х	1	0	Х	0	0	Х
6	0	1	1	0	0	1	1	1	0	Х	Х	0	Х	0	1	0
7	0	1	1	1	0	1	0	1	0	Х	Х	0	0	1	Х	0
5	0	1	0	1	0	1	0	0	0	Х	Х	0	0	Х	0	1
4	0	1	0	0	1	1	0	0	1	0	Х	0	0	Х	0	Х
12	1	1	0	0	1	1	0	1	Х	0	Х	0	0	Х	1	0
13	1	1	0	1	1	1	1	1	Х	0	Х	0	1	0	Х	0
15	1	1	1	1	1	1	1	0	Х	0	Х	0	Х	0	0	1
14	1	1	1	0	1	0	1	0	Х	0	0	1	Х	0	0	Х
10	1	0	1	0	1	0	1	1	Х	0	0	Х	Х	0	1	0
11	1	0	1	1	1	0	0	1	Χ	0	0	Χ	0	1	Х	0
9	1	0	0	1	1	0	0	0	Χ	0	0	Χ	0	Х	0	1
8	1	0	0	0	0	0	0	0	0	1	0	Χ	0	Х	0	Х

We need 4 flip-flops to make a 4-bit gray code generator

K-maps for assigning values to each S and R achieving minimized expression for inputs.

S0 = Q1'Q2'Q3'+Q1Q2Q3'+Q1Q2Q3+Q1Q2'Q3

Q1 Q0 ->> Q3 Q2 \	00	01	11	10	
00	1	Х	0	0	
01	0	0	Х	1	
11	1	Х	0	0	
10	0	0	Х	1	

R0 = Q1Q2'Q3'+Q1Q2Q3'+Q1'Q2Q3+Q1Q2'Q3

Q1 Q0 -> Q3 Q2 \	00	01	11	10
00	0	0	1	Χ
01	X	1	0	0
11	0	0	1	X
10	Х	1	0	0

S1 = Q0Q2'Q3'+Q0Q2Q3

Q1 Q0 -> Q3 Q2 ↓	00	01	11	10
00	0	1	Х	X
01	0	0	0	X
11	0	1	X	X
10	0	0	0	Х

R1 = Q0Q2Q3'Q0Q2'Q3

Q1 Q0 ->> Q3 Q2 ↓	00	01	11	10
00	Χ	0	0	0
01	Χ	X	1	0
11	Χ	0	0	0
10	X	Х	1	0

S2 = Q0'Q1Q3'

Q1 Q0 -> Q3 Q2 ↓	00	01	11	10
00	0	0	0	1
01	Χ	X	X	Χ
11	Χ	X	X	0
10	0	0	0	0

R2 = Q0'Q1Q3

Q1 Q0 -> Q3 Q2 \	00	01	11	10
00	Х	Х	Х	Х
01	0	0	0	0
11	0	0	0	1
10	Х	X	Х	X

S3 = Q0'Q1'Q2

Q1 Q0 -> Q3 Q2 \	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	X	Х	X	Χ
10	0	Х	Х	Χ

R3 = Q0'Q1'Q2'


Q1 Q0 -> Q3 Q2 \	00	01	11	10
00	Х	Х	Х	Χ
01	0	Х	X	Χ
11	0	0	0	0
10	1	0	0	0

Code for Synchronous 4-bit Gray-Code Counter:

```
≡ que_1_tb.v
      module q1;
       reg clk;
        reg reset;
       wire [3:0] out;
       gray_ctr q1 (.clk(clk), .rstn(reset), .out(out));
       always #10 clk = ~clk;
       initial begin
         {clk, reset} <= 0;
         $dumpfile("q1.vcd");
         $dumpvars(0,q1);
         $monitor ("Time = %0t Reset = %b Output = %b ", $time, reset, out);
         repeat(2) @ (posedge clk);
         reset <= 1;
         repeat(19) @ (posedge clk);
         $finish;
      endmodule
```

```
PS C:\Users\Dell\Desktop\ELL201_ASS2> iverilog -o my_file.v que_1.v que_1_tb.v
PS C:\Users\Dell\Desktop\ELL201_ASS2> vvp my_file.v
VCD info: dumpfile q1.vcd opened for output.
Time = 0 Reset = 0 Output = xxxx
Time = 10 Reset = 0 Output = 0000
Time = 30 Reset = 1 Output = 0000
Time = 70 Reset = 1 Output = 0001
Time = 90 Reset = 1 Output = 0011
Time = 110 Reset = 1 Output = 0010
Time = 130 Reset = 1 Output = 0110
Time = 150 Reset = 1 Output = 0111
Time = 170 Reset = 1 Output = 0101
Time = 190 Reset = 1 Output = 0100
Time = 210 Reset = 1 Output = 1100
Time = 230 Reset = 1
                       Output = 1101
Time = 250 Reset = 1
                       Output = 1111
Time = 270 Reset = 1
                       Output = 1110
Time = 290 Reset = 1 Output = 1010
Time = 310 Reset = 1 Output = 1011
Time = 330 Reset = 1 Output = 1001
Time = 350 Reset = 1 Output = 1000
Time = 370 Reset = 1 Output = 0000
Time = 390 Reset = 1 Output = 0001
que_1_tb.v:19: $finish called at 410 (1s)
Time = 410 Reset = 1 Output = 0011
PS C:\Users\Dell\Desktop\ELL201_ASS2>
```

Gtkwave output:



Q2:

4 D flip flops are required .

Assigned values to Ds using state table in the question :

D0=Q1

Q1 Q0 -> Q3 Q2 ↓	00	01	11	10
00	х	0	1	1
01	0	0	1	1
11	0	0	1	1
10	0	0	1	1

D1= Q2

Q1 Q0 -> Q3 Q2 \	00	01	11	10
00	х	0	1	1
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

D2= Q3

Q1 Q0 ->> Q3 Q2 \	00	01	11	10	
00	х	0	1	1	
01	0	0	0	0	
11	1	1	1	1	
10	1	1	1	1	

D3= Q0'Q1 + Q0Q1' = Q0 XOR Q1

Q1 Q0 ->> Q3 Q2 ↓	00	01	11	10
00	х	0	1	1
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

b1 b2 b3 b4 = 1 0 0 0

No, this counter does not take all 16 bits . This counter is taking the XOR of the Q0 (XOR) Q1 and this result is put as the MSB of the next cycle, while Q3, Q2, and Q1 and shifted towards the right. On observing we will notice that this counter does not give " 0 0 0 0" as output as it will keep on taking XOR of last two bits and shift the bits towards the right replacing first bit with output of XOR. Finally it will reach the value from where we had started.


Code for Synchronous Ring Counter:

```
■ q2_farzi.v

      module ring_counter (
             input clock,
             input reset,
             output [3:0] out
          );
         reg[3:0] temp;
           always @(posedge clock)
             if (reset)
              temp = 4'b1000;
11
             else
12
                temp = {temp[0]^temp[1],temp[3:1]};
16
          assign out = temp;
         endmodule
```

```
5 Clock = 0 , Reset = 1 , Output = xxxx
 10 Clock = 1 , Reset = 1 , Output = 1000
 20 Clock = 0 , Reset = 1 , Output = 1000
 25 Clock = 0 , Reset = 0 , Output = 1000
 30 Clock = 1 , Reset = 0 , Output = 0100
 40 Clock = 0 , Reset = 0 , Output = 0100
 50 Clock = 1 , Reset = 0 , Output = 0010
 60 Clock = 0 , Reset = 0 , Output = 0010
70 Clock = 1 , Reset = 0 , Output = 1001
 80 Clock = 0 , Reset = 0 , Output = 1001
90 Clock = \mathbf{1} , Reset = \mathbf{0} , Output = \mathbf{1100}
100 Clock = 0 , Reset = 0 , Output = 1100
110 Clock = 1 , Reset = 0 , Output = 0110
120 Clock = 0 , Reset = 0 , Output = 0110
130 Clock = 1 , Reset = 0 , Output = 1011
140 Clock = 0 , Reset = 0 , Output = 1011
150 Clock = 1 , Reset = 0 , Output = 0101
160 Clock = 0 , Reset = 0 , Output = 0101
170 Clock = 1 , Reset = 0 , Output = 1010
180 Clock = 0 , Reset = 0 , Output = 1010
190 Clock = 1 , Reset = 0 , Output = 1101
200 Clock = 0 , Reset = 0 , Output = 1101
210 Clock = 1 , Reset = 0 , Output = 1110
220 Clock = 0 , Reset = 0 , Output = 1110
230 Clock = 1 , Reset = 0 , Output = 1111
240 Clock = 0 , Reset = 0 , Output = 1111
250 Clock = 1 , Reset = 0 , Output = 0111
260 Clock = 0 , Reset = 0 , Output = 0111
270 Clock = 1 , Reset = 0 , Output = 0011
280 Clock = 0 , Reset = 0 , Output = 0011
290 Clock = 1 , Reset = 0 , Output = 0001
300 Clock = 0 , Reset = 0 , Output = 0001
310 Clock = 1 , Reset = 0 , Output = 1000
320 Clock = 0 , Reset = 0 , Output = 1000
```

Output of Gtkwave:



Thank You