

ELL201

Assignment 2

Ritika Soni

2020MT10838

14th March 2022

Q1:

QN	Q(N+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

State Table :

SN	Q3	Q2	Q1	Q0	Q3N	Q2N	Q1N	Q0N	S3	R3	S2	R2	S1	R1	S0	R0
0	0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	0
1	0	0	0	1	0	0	1	1	0	X	0	X	1	0	X	0
3	0	0	1	1	0	0	1	0	0	X	0	X	X	0	0	1
2	0	0	1	0	0	1	1	0	0	X	1	0	X	0	0	X
6	0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	0
7	0	1	1	1	0	1	0	1	0	X	X	0	0	1	X	0
5	0	1	0	1	0	1	0	0	0	X	X	0	0	X	0	1
4	0	1	0	0	1	1	0	0	1	0	X	0	0	X	0	X
12	1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	0
13	1	1	0	1	1	1	1	1	X	0	X	0	1	0	X	0
15	1	1	1	1	1	1	1	0	X	0	X	0	X	0	0	1
14	1	1	1	0	1	0	1	0	X	0	0	1	X	0	0	X
10	1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	0
11	1	0	1	1	1	0	0	1	X	0	0	X	0	1	X	0
9	1	0	0	1	1	0	0	0	X	0	0	X	0	X	0	1
8	1	0	0	0	0	0	0	0	0	1	0	X	0	X	0	X

We need 4 flip-flops to make a 4-bit gray code generator

K-maps for assigning values to each S and R achieving minimized expression for inputs.

$$S0 = Q1'Q2'Q3' + Q1Q2Q3' + Q1Q2Q3 + Q1Q2'Q3$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	1	X	0	0
01	0	0	X	1
11	1	X	0	0
10	0	0	X	1

$$R0 = Q1Q2'Q3' + Q1Q2Q3' + Q1'Q2Q3 + Q1Q2'Q3$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	0	0	1	X
01	X	1	0	0
11	0	0	1	X
10	X	1	0	0

$$S1 = Q0Q2'Q3' + Q0Q2Q3$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	0	1	X	X
01	0	0	0	X
11	0	1	X	X
10	0	0	0	X

$$R1 = Q0Q2Q3'Q0Q2'Q3$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	X	0	0	0
01	X	X	1	0
11	X	0	0	0
10	X	X	1	0

$$S2 = Q0'Q1Q3'$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	0	0	0	1
01	X	X	X	X
11	X	X	X	0
10	0	0	0	0

$$R2 = Q0'Q1Q3$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	X	X	X	X
01	0	0	0	0
11	0	0	0	1
10	X	X	X	X

$$S3 = Q0'Q1'Q2$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	X	X	X	X
10	0	X	X	X

$$R3 = Q0'Q1'Q2'$$

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	X	X	X	X
01	0	X	X	X
11	0	0	0	0
10	1	0	0	0

Code for Synchronous 4-bit Gray-Code Counter:

```

1  module gray_ctr
2      (input  clk,
3       input  rstn,
4       output reg [3:0] out);
5
6      reg [3:0] temp;
7
8      always @ (posedge clk) begin
9          if (!rstn) begin
10             temp <= 0;
11             out <= 0;
12         end else begin
13             temp <= temp + 1;
14
15             `ifdef for_loop
16                 for (int i = 0; i < 3; i= i+1) begin
17                     out[i] <= temp[i+1] ^ temp[i];
18                 end
19                 out[3] <= temp[3];
20             `else
21                 out <= {temp[3], temp[3:1] ^ temp[2:0]};
22             `endif
23         end
24     end
25 endmodule

```

```

que_1_tb.v
1  module q1;
2      reg clk;
3      reg reset;
4      wire [3:0] out;
5
6      gray_ctr q1 (.clk(clk), .rstn(reset), .out(out));
7
8      always #10 clk = ~clk;
9
10     initial begin
11         {clk, reset} <= 0;
12         $dumpfile("q1.vcd");
13         $dumpvars(0,q1);
14         $monitor ("Time = %0t  Reset = %b  Output = %b ", $time, reset, out);
15
16         repeat(2) @ (posedge clk);
17         reset <= 1;
18         repeat(19) @ (posedge clk);
19         $finish;
20     end
21 endmodule

```


I give up.

```

PS C:\Users\De\l\Desktop\ELL201_ASS2> iverilog -o my_file.v que_1.v que_1_tb.v
PS C:\Users\De\l\Desktop\ELL201_ASS2> vvp my_file.v
VCD info: dumpfile q1.vcd opened for output.
Time = 0  Reset = 0  Output = xxxx
Time = 10  Reset = 0  Output = 0000
Time = 30  Reset = 1  Output = 0000
Time = 70  Reset = 1  Output = 0001
Time = 90  Reset = 1  Output = 0011
Time = 110  Reset = 1  Output = 0010
Time = 130  Reset = 1  Output = 0110
Time = 150  Reset = 1  Output = 0111
Time = 170  Reset = 1  Output = 0101
Time = 190  Reset = 1  Output = 0100
Time = 210  Reset = 1  Output = 1100
Time = 230  Reset = 1  Output = 1101
Time = 250  Reset = 1  Output = 1111
Time = 270  Reset = 1  Output = 1110
Time = 290  Reset = 1  Output = 1010
Time = 310  Reset = 1  Output = 1011
Time = 330  Reset = 1  Output = 1001
Time = 350  Reset = 1  Output = 1000
Time = 370  Reset = 1  Output = 0000
Time = 390  Reset = 1  Output = 0001
que_1_tb.v:19: $finish called at 410 (1s)
Time = 410  Reset = 1  Output = 0011
PS C:\Users\De\l\Desktop\ELL201_ASS2>

```

Gtkwave output :



Q2:

4 D flip flops are required .

Assigned values to Ds using state table in the question :

D0=Q1

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	x	0	1	1
01	0	0	1	1
11	0	0	1	1
10	0	0	1	1

D1= Q2

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	x	0	1	1
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

D2= Q3

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	x	0	1	1
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

D3= Q0'Q1 + Q0Q1' = Q0 XOR Q1

Q1 Q0 → Q3 Q2 ↓	00	01	11	10
00	x	0	1	1
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0

My Entry no. is 2020MT10838 so X4 = 8

b1 b2 b3 b4 = 1 0 0 0

No, this counter does not take all 16 bits . This counter is taking the XOR of the Q0 (XOR) Q1 and this result is put as the MSB of the next cycle, while Q3, Q2, and Q1 and shifted towards the right. On observing we will notice that this counter does not give “0 0 0 0” as output as it will keep on taking XOR of last two bits and shift the bits towards the right replacing first bit with output of XOR. Finally it will reach the value from where we had started.

Code for Synchronous Ring Counter :


```
q2_farzi.v
1  module ring_counter (
2      input clock,
3      input reset,
4      output [3:0] out
5  );
6
7      reg[3:0] temp;
8
9      always @(posedge clock)
10         if (reset)
11             temp = 4'b1000;
12         else
13             begin
14                 temp = {temp[0]^temp[1],temp[3:1]};
15             end
16         assign out = temp;
17
18     endmodule
```

≡ q2_farzi_tb.v

```
1  `timescale 1ns / 1ps
2  module q2;
3      reg clock;
4      reg reset;
5      wire[3:0] out;
6      ring_counter r2 (
7          .clock(clock),
8          .reset(reset),
9          .out(out)
10     );
11
12     always #10 clock = ~clock;
13
14     initial begin
15         clock = 0;
16         reset = 0;
17         #5 reset = 1;
18         #20 reset = 0;
19         #300 $finish;
20     end
21
22     initial begin
23         $dumpfile("q2.vcd");
24         $dumpvars(0,q2);
25         $monitor($time, " Clock = %1b , Reset = %1b , Output = %4b ",clock,reset,out);
26     end
27
28 endmodule
```

```
5 Clock = 0 , Reset = 1 , Output = xxxx
10 Clock = 1 , Reset = 1 , Output = 1000
20 Clock = 0 , Reset = 1 , Output = 1000
25 Clock = 0 , Reset = 0 , Output = 1000
30 Clock = 1 , Reset = 0 , Output = 0100
40 Clock = 0 , Reset = 0 , Output = 0100
50 Clock = 1 , Reset = 0 , Output = 0010
60 Clock = 0 , Reset = 0 , Output = 0010
70 Clock = 1 , Reset = 0 , Output = 1001
80 Clock = 0 , Reset = 0 , Output = 1001
90 Clock = 1 , Reset = 0 , Output = 1100
100 Clock = 0 , Reset = 0 , Output = 1100
110 Clock = 1 , Reset = 0 , Output = 0110
120 Clock = 0 , Reset = 0 , Output = 0110
130 Clock = 1 , Reset = 0 , Output = 1011
140 Clock = 0 , Reset = 0 , Output = 1011
150 Clock = 1 , Reset = 0 , Output = 0101
160 Clock = 0 , Reset = 0 , Output = 0101
170 Clock = 1 , Reset = 0 , Output = 1010
180 Clock = 0 , Reset = 0 , Output = 1010
190 Clock = 1 , Reset = 0 , Output = 1101
200 Clock = 0 , Reset = 0 , Output = 1101
210 Clock = 1 , Reset = 0 , Output = 1110
220 Clock = 0 , Reset = 0 , Output = 1110
230 Clock = 1 , Reset = 0 , Output = 1111
240 Clock = 0 , Reset = 0 , Output = 1111
250 Clock = 1 , Reset = 0 , Output = 0111
260 Clock = 0 , Reset = 0 , Output = 0111
270 Clock = 1 , Reset = 0 , Output = 0011
280 Clock = 0 , Reset = 0 , Output = 0011
290 Clock = 1 , Reset = 0 , Output = 0001
300 Clock = 0 , Reset = 0 , Output = 0001
310 Clock = 1 , Reset = 0 , Output = 1000
320 Clock = 0 , Reset = 0 , Output = 1000
```


Output of Gtkwave:



Thank You