Sample-Guided Automated Synthesis for CCSL Specifications

Ming Hu¹, Tongquan Wei¹, Min Zhang¹, Frédéric Mallet², and Mingsong Chen¹

¹Shanghai Key Lab of Trustworthy Computing, East China Normal University, China ²Université Côte d'Azur, CNRS, Inria, I3S, France






Outline

- Motivation
- Preliminary Knowledge of CCSL and SKETCH
- SKETCH-Based CCSL Synthesis Framework
 - Templates Generation for CCSL Sketching
 - Encoding for Incomplete Relations
 - Encoding for Incomplete Expressions
- Case Studies
- Conclusion

Motivation


- FSL bridges the gap between specifications and ESL
 - The transformation from specifications to ESL designs can be automated
 - The correctness of ESL designs can be guaranteed



R. Drechsler, et al. Formal Specification Level: Towards verification-driven design based on natural language processing. FDL, 53-58, 2012.


Clock Constraint Specification Language (CCSL)

- CCSL is a formal specification language that
 - supports the formal modeling of timing behaviors
 - is a companion language for MARTE to handle logical clocks




Clock Constraint Specification Language (CCSL)

- CCSL is a formal specification language that
 - supports the formal modeling of timing behaviors
 - is a companion language for MARTE to handle logical clocks




Motivation

- Challenges during the derivation of CCSL specifications
 - Limited expertise in formal timing modeling (inaccuracy)
 - Difficult to explore all the possible timing behaviors (incompleteness)



Motivation

Can we find an approach that automates the generation of accurate CCSL specifications?



Syntax and semantics of CCSL

	Operators	Ф	$ ho \models \Phi$
	Coincidence	$c_1 = c_2$	$\forall n \in \mathbb{N}^+. \chi_{c_1}^n = \chi_{c_2}^n$
	Precedence	$c_1 \prec c_2$	$\forall n \in \mathbb{N}^+$. $\chi^n_{c_1} = \chi^n_{c_2} \to c_2 \notin \rho^n$
Relation -	Causality	$c_1 \leqslant c_2$	$\forall n \in \mathbb{N}^+. \chi_{c_1}^n \geq \chi_{c_2}^n$
	Subclock	$c_1 \subseteq c_2$	$\forall n \in \mathbb{N}^+. c_1 \in \rho^n ightarrow c_2 \in ho^n$
	Exclusion	$c_1 \# c_2$	$\forall n \in \mathbb{N}^+. c_1 \notin \rho^n \forall c_2 \notin \rho^n$
	Union	$e = c_1 + c_2$	$orall n \in \mathbb{N}^+$. $e \in ho^n \leftrightarrow c_1 \in ho^n orall c_2 \in ho^n$
	Intersection	$e = c_1 * c_2$	$\forall n \in \mathbb{N}^+$. $e \in \rho^n \leftrightarrow c_1 \in \rho^n \land c_2 \in \rho^n$
Expression -	Infimum	$e = c_1 \wedge c_2$	$\forall n \in \mathbb{N}^+. \chi_e^n = max\left(\chi_{c_1}^n, \chi_{c_2}^n\right)$
Expression	Supremum	$e = c_1 \lor c_2$	$\forall n \in \mathbb{N}^+. \chi_e^n = min\left(\chi_{c_1}^n, \chi_{c_2}^n\right)$
	Delay	$e = c_1 \$ d$	$\forall n \in \mathbb{N}^+. \chi_e^n = max\left(\chi_{c_1}^n - d, 0\right)$
	Periodicity	$e = c_1 \propto p$	$\forall n \in \mathbb{N}^+. e \in \rho^n \leftrightarrow c_1 \in \rho^n \land \exists m \in \mathbb{N}^+. \chi^n_{c_1} = m \times p - 1$

Preliminary Knowledge of SKETCH

 SKETCH is a language for finite programs with linguistic support for sketching (a software synthesis approach)

An example for SKETCH-based Synthesis


```
harness void main( int x ){
    int t = x * ??;
    assert t == x + x;
}

void main( int x ){
    int t = x * 2;
}

Sketching }
```


The keyword harness requires the SKETCH synthesizer to find a value for '??' (i.e., hole) that satisfies the assertion for all possible inputs x.

Our SKETCH-Based CCSL Synthesis Framework



SKETCH Implementation for CCSL Generation—An Overview

- Harness function are used to synthesize incomplete CCSL specifications
 - Expected behaviors are encoded as the inputs for the Check Function
 - Check Function checks a behavior against all the CCSL specification rules



Check Function Implementation for Complete CCSL Spec

```
Clock c_0; \Omega(\rho, c_0) = \{1, 3, 5, 6, 8, 9, 10\}

Clock c_1; \Omega(\rho, c_1) = \{2, 4, 7, 8\}


Clock c_2; \Omega(\rho, c_2) = \{3, 5, 9\}

Clock c_3; \Omega(\rho, c_3) = \{1, 2, 3, 4, 7, 8\}

Parsed Schedule
```

Timing Behavior 1 2 3 4 5 6 7 8 9 10 c_0 c_1 c_0 c_1 c_0 c_1 c_0 c_0 c_1 c_0 c

```
int check int c0 cnt, ..., int[10] c0,...
    int e0 cnt, e1 cnt;
     int[10] e0, e1;
     e0 cnt= IntersectionCnt(c0 cnt,c1 cnt,c0,c1);
    e0= Intersection(c0 cnt,c1 cnt,c0,c1);
     e1 cnt= UnionCnt(c0 cnt,c1 cnt,c0,c1);
     e1 = Union(c0 cnt, c1 cnt, c0, c1);
    if(checkPrecedence(c0 cnt,c1 cnt,c0,c1)==0){
        return 0:
12
    if(checkPrecedence(c1 cnt,c2 cnt,c1,c2)==0){
14
       return 0;
15
16
     if(checkSubClock(c3 cnt,e1 cnt,c3,e1)==0){
       return 0;
18
    if(checkPrecedence(c3 cnt,e0 cnt,c3,e0)==0){
20
       return 0:
     return 1;
23 }
               Check Function
```



Check Function Implementation for Incomplete CCSL Spec

```
int check(int c0_cnt, ..., int[10] c0,...){
   int e0_cnt, e1_cnt; int[10] e0, e1;
                                                                    Incomplete
    ③Expression Operator & Clock Encoding
                                                                 CCSL Constraints
                                                                  e_0 \equiv c_0 ?? c_1
          1 Relation Operator Encoding
                                                                  e_1 \equiv ?? + c_1
            2 Relation Clock Encoding
                                                                     c_0 ? \overline{?} c_1
   if( checkSubClock(c3_cnt,e1_cnt,c3,e1) == 0 ){
                                                                     ?? \prec c_2
      return 0;
                                                                     c_3 \prec e_0
   return 1;
                  Check Function
```

Encoding Relation Operators

- How to select a relation operator to fill a given hole c_i ?? c_j ?
 - The tightest one based on behavior refinement relations between operators

$$c_{i} < c_{j} \rightarrow c_{i} \leq c_{j}$$

$$c_{i} \subseteq c_{j} \land \chi_{c_{i}}^{0} \neq \chi_{c_{j}}^{0} \rightarrow c_{j} < c_{i}$$

$$c_{i} \subseteq c_{j} \rightarrow c_{j} \leq c_{i}$$

$$c_{i} = c_{j} \rightarrow c_{i} \subseteq c_{j}$$


$$Refinement$$

$$c_{i} = c_{j} \rightarrow c_{i} \subseteq c_{j}$$

Operator	Coincidence =	Exclusion #	SubClock ⊆	Precedence ≺	Causality ≤
Priority	0	0	1	2	3

We choose the operator with the lowest Priority value


An Example of Relation Operators Encoding



Choose the highest priority relation

Encoding Relation Clocks

- How to select a clock to fill a given hole ?? $R c_j$?
 - Choose the clock with the least occurrence cardinality difference from the given clock while satisfying the corresponding operator relation




 $rank(c_i)$: the index of c_i in the sorted clock list (occurrence cardinalities in an ascending order)

Operator	Coincidence =	Exclusion #	SubClock ⊆	Precedence ≺	Causality ≤
LPriority	0	$ C - rank(c_i)$	$ C - rank(c_i)$	$rank(c_i)$	$rank(c_i)$
RPriority	0	$ C - rank(c_i)$	$rank(c_i)$	$ C - rank(c_i)$	$ C - rank(c_i)$

We choose the clock with lowest LPriority/RPriority for Left/Right hole

An Example of Relation Clocks Encoding



Choose the clock with the lowest LPriority/RPriority

Encoding Expression Operators

- How to select an expression operator to fill hole $c_k R e^{e \equiv c_i??c_j}$?
 - Choose the operator that makes the clocks e and c_k have the least occurrence cardinality difference

$$c_i + c_j \leqslant c_i \lor c_j \leqslant c_i \land c_j \leqslant c_i * c_j$$


Operator	Intersection *	Supremum ∧	Infimum V	Union +
rank(e)	0	1	2	3



Operator	Coincidence =	Exclusion #	SubClock ⊆	Precedence <	Causality ≼
LPriority	0	3 - rank(e)	3 - rank(e)	rank(e)	rank(e)
RPriority	0	3 - rank(e)	rank(e)	3 - rank(e)	3 - rank(e)

We choose the operator that makes *e* with the lowest LPriority/RPriority


An Example of Expression Operators Encoding



Choose the operator that makes e_0 with the lowest LPriority/RPriority


Encoding Expression Clocks

- Challenges to encode expression clocks
 - Generate a large set of possibilities for expression combinations
 - Circular dependency (must be removed)




Example of Expression Clocks Encoding

$$e = c_i E ??$$



Experimental Settings

- Generates expected behaviors using TimeSquare (CCSL simulator)
- All the experiments were obtained on a Mac laptop with 2.5GHz Intel
 CPU and 16GB RAM



Case Studies - Synthesis Results

Course	Specification Type		Specification Statistics		Hole Settings		Time	Accuracy	Coma		
Source	Spec Ope	Operator Type	Clock	Expression	Relation	Clock	Expression	Relation	(ms)	(%)	Same
	S	Coincidence	2	0	1	0	0	1	82	100	Yes
	s_1	Precedence	2	0	1	0	0	1	510	100	Yes
	s_2	Causality	2	0	1	0	0	1	512	100	Yes
	s_3	Subclock	2	0	1	0	0	1	5019	100	Yes
TimeSquare	<i>s</i> ₄	Exclusion	2	0	1	0	0	1	4420	100	Yes
# of Samples 5	s_5	Union	3	1	1	0	1	0	1554	100	Yes
Samples Length 50	<i>s</i> ₆	Intersection	3	1	1	0	1	0	2515	100	Yes
	<i>s</i> ₇	Infimum	3	1	1	0	1	0	2672	100	Yes
	<i>s</i> ₈	Supremum	3	1	1	0	1	0	2584	100	Yes
	S 9	Delay	2	1	1	0	1	0	707	100	Yes
	s ₁₀	Periodicity	2	1	1	0	1	0	713	100	Yes
	Control		4		1 3	3	0	0	6907	100	Yes
	$Spec_1$	Composite	4	1		0	1	2	30961	100	Yes
	C	0	10	0	10	0	0	10	24608	100	Yes
Synthetic	$Spec_2$	Composite	10	0	10	8	0	2	21468	100	Yes
# of Samples 200 Samples Length 200			4.0	_	10	10	0	0	20038	100	No
Samples Length 200	$Spec_3$	cc ₃ Composite	10	10 5	10	4	2	4	22426	100	Voc

Bisimulation with Spec₃


Our approach can achieve the highest accuracy!


Case Studies – Impact Factors of Synthesis Accuracy & Time

- Impacts of the types and number of holes
 - Generally more holes require more synthesis time

Specification	Operator Type	Specification Statistics			
	Operator Type	Clock	Expression	Relation	
$Spec_3$	Composite	10	5	10	


of Samples: 5 Length of Samples: 50






Case Studies – Impact Factors of Synthesis Accuracy & Time


spec(x, y, z) indicate holes settings for <clocks, expression operators, relation operators>



- Impacts of schedule lengths
 - Our approach can achieve the highest synthesis accuracy
 - Longer samples will lead to better accuracy

of Sampled Behaviors Number: 2





- Impacts of the number of samples
 - Our approach can achieve the highest synthesis accuracy
 - More samples will lead to better accuracy

Length of Sampled Behaviors: 50

Conclusion

- Automated CCSL specification synthesis is hard
 - Limited expertise in formal timing modeling
 - Difficult to explore all the possible timing behaviors of systems
- Contribution of this paper
 - A SKETCH-based framework that automates CCSL synthesis
 - Effective priority policies to generate the tightest CCSL constraints
- Experimental results
 - Results on benchmarks collected from TimeSquare and complex synthetic examples show the effectiveness of our approach

Thank You!