Vector Processing SSE/AVX & NEON

Jeong-Gun Lee

Dept. of Computer Engineering, Hallym University

Email: Jeonggun.Lee@hallym.ac.kr





Outline



- Scalar registers vs. vector registers
 - Intel AVX vector extensions
- Vectorization (SIMDization) of scalar code
- Selected AVX vector instructions






Terms



- SIMD: Single Instruction Multiple Data
- MMX: MultiMedia eXtensions
- SSE: Streaming SIMD Extensions
- AVX: Advanced Vector eXtensions (From Sandy Bridge)







SIMD Vectorization

 To sum the values of 2 arrays, a conventional CPU needs one add operation ("+") per array index:

```
double a[4] = {1.0, 2.0, 3.0, 4.0};
double b[4] = {1.0, 2.0, 3.0, 4.0};
double c[4];

c[0] = a[0] + b[0];
c[1] = a[1] + b[1];
c[2] = a[2] + b[2];
c[3] = a[3] + b[3];
```


```
double a[4] = {1.0, 2.0, 3.0, 4.0};
double b[4] = {1.0, 2.0, 3.0, 4.0};
double c[4];
int i;

for(i=0; i < 4; i++) {
   c[i] = a[i] + b[i];
}</pre>
```

sequential array sum

array sum using loop

 Reason: a register of a conventional CPU can only hold only 1 data item at a time (such a register is called a scalar register):







SIMD Vectorization (cont.)

 Vector processors have <u>large registers that can hold multiple</u> values of the same data type.

```
double a[4] = {1.0, 2.0, 3.0, 4.0};
double b[4] = {1.0, 2.0, 3.0, 4.0};
double c[4];


c[0] = a[0] + b[0];
c[1] = a[1] + b[1];
c[2] = a[2] + b[2];
c[3] = a[3] + b[3];
sequential array sum
```

```
__m256d a = {1.0, 2.0, 3.0, 4.0};
__m256d b = {1.0, 2.0, 3.0, 4.0};
__m256d c;

c = _mm256_add_pd(a,b);

data-parallel array sum using vectors
```

- An Intel AVX register can hold <u>4 double values</u> at once:
- Called a vector of 4 doubles
 - every double value is a vector element
- _mm256_add_pd() operates on vectors
 - In one go, individual elements from vectors a and b are added and stored in vector c (data parallelism!)






scalar register





SIMD Vectorization (cont.)

Instead of arrays of integers, we can define arrays of vectors of integers:

```
double a[4*MAX], b[4*MAX];
double c[4*MAX];
int ctr;
for (ctr = 0; ctr < 4*MAX; ctr++) {
    c[ctr] = a[ctr] + b[ctr];
}</pre>
```













```
double a[4*MAX], b[4*MAX];
double c[4*MAX];
int ctr;

for (ctr = 0; ctr < 4*MAX; ctr++) {
    c[ctr] = a[ctr] + b[ctr];
}</pre>
```

```
scalar code


a a [0] a [1] a [2] a [3] a [4]

b b [0]

c c c c [0]
```

```
#define MAX ...
__m256d A[MAX], B[MAX], C[MAX];
int ctr;

for (ctr = 0; ctr < MAX; ctr++) {
    C[ctr] = _mm256_add_pd(A[ctr], B[ctr];
}</pre>
```



- Vector code uses single instruction, but multiple data items (vector elements)
 - called Single Instruction Multiple Data (SIMD)
- Scalar code operates on 1 data item per operation
 - called Single Instruction Single Data (SISD)





SIMD Vectorization (cont.)

```
double a[4*MAX], b[4*MAX];
double c[4*MAX];
int ctr;

for (ctr = 0; ctr < 4*MAX; ctr++) {
    c[ctr] = a[ctr] + b[ctr];
}</pre>
```

```
#define MAX ...
__m256d A[MAX], B[MAX], C[MAX];
int ctr;

for (ctr = 0; ctr < MAX; ctr++) {
    C[ctr] = _mm256_add_pd(A[ctr], B[ctr];
}</pre>
```

With "MAX 5000000"

```
jeong-gun@lana:~/VECTOR/TEST$ time ./seq1
real 1m4.615s
user 1m4.492s
sys 0m0.128s
```

64 sec

43 sec

~ 1.48 Speedup < 4





SIMD Vectorization (cont.)

```
float a[4*MAX], b[4*MAX];
float c[4*MAX];
int ctr;

for (ctr = 0; ctr < 4*MAX; ctr++) {
    c[ctr] = a[ctr] + b[ctr];
}</pre>
```

```
#define MAX ...
_m256 A[MAX], B[MAX], C[MAX];
int ctr;

for (ctr = 0; ctr < MAX; ctr++) {
    C[ctr] = _mm256_add_ps(A[ctr], B[ctr];
}</pre>
```

With "MAX 5000000"

```
jeong-gun@lana:~/VECTOR/TEST$ time ./seq2
real 1m3.741s
user 1m3.668s
sys 0m0.080s
```

```
jeong-gun@lana:~/VECTOR/TEST$ time ./vec2
real 0m37.034s
user 0m36.876s
sys 0m0.160s
```

63 sec

36 sec

~ 1.75 Speedup < 8



Lab



```
// vec1.cpp : Defines the entry point for the console application.
#include "stdafx.h"
                                                                                   GeomexSoft / 02_simd_lab / simple_test /
                                                                 Branch: master ▼
#include <immintrin.h>
#include <time.h>
#define MAX 5000000
                                                                 jeonggunlee committed on GitHub Rename vec2.c to vec2_float.c
\underline{\hspace{0.1cm}} m256d va[MAX];
\underline{\hspace{0.1cm}} m256d vb[MAX];
                                                                scalar.c
                                                                                                             Add files via upload
void main() {
int ctr, i;
                                                                seq1_double.c
                                                                                                             Rename seq1.c to seq1_double.c
clock_t startTime = clock();
for (ctr = 0; ctr < 1000; ctr ++) {
                                                                                                             Add files via upload
                                                                seg2.s
for (i = 0; i < MAX; i++) {
va[i] = _mm256_add_pd(va[i], vb[i]);
                                                                seq2_float.c
                                                                                                             Rename seq2float.c to seq2_float.c
printf("Elapase Time : %d\n", clock() - startTime);

    test.txt

                                                                                                             Add files via upload
*/
                                                                vec1_double.c
                                                                                                             Rename vec1.c to vec1_double.c
double va[4 * MAX];
double vb[4 * MAX];


    vec2.s

                                                                                                             Add files via upload
void main() {
                                                                vec2_float.c
                                                                                                             Rename vec2.c to vec2_float.c
int i, ctr;
clock_t startTime = clock();
                                                                vector.c
                                                                                                             Add files via upload
for (ctr = 0; ctr<1000; ctr++) {
for (i = 0; i<4 * MAX; i++) {
                                                                vector.s
                                                                                                             Add files via upload
va[i] = va[i] + vb[i];
                                                                vector_unroll.c
                                                                                                             Add files via upload
printf("Elapase Time : %d\n", clock() - startTime);
```



Different AVX and SSE vector types

- AVX was introduced with the Intel Sandy Bridge architecture (2011)
- Vector registers even span to 512 and might be further extended to 1024 bits
- In our discussion, we won't cover previous (128-bit SSE) types





"seq2.s" 47 lines, 770 characters



Vector Processing Instructions

```
jeong-gun@lana: ~/VECTOR/TEST
                                            jeong-gun@lana:~/VECTOR/TEST$ gcc seg2.c -S
                                            jeong-gun@lana:~/VECTOR/TEST$ gcc vec2.c -S -mavx
                                                                                EST 💋 jeong-gun@lana: ~/VECTOR/TEST
                                                                                                                                                          _ D X
💋 jeong-gun@lana: ~/VECTOR/TEST
       .file
               "seq2.c"
                                                                                               file
                                                                                                     "vec2.c"
               va,80000000,32
                                                                                                     va,160000000,32
               vb,80000000,32
                                                                                                     vb,1600000000,32
       .comm
       .glob1
              main
                                                                                              .globl main
              main, @function
                                                                                                     main, @function
main:
                                                                                      main:
.LFB0:
                                                                                      .LFB3448:
       .cfi startproc
                                                                                              .cfi_startproc
       pushq %rbp
                                                                                              leaq 8(%rsp), %r10
       .cfi def cfa offset 16
                                                                                              .cfi def cfa 10, 0
       .cfi offset 6, -16
                                                                                                     $-32, %rsp
       movq %rsp, %rbp
                                                                                                     -8(%r10)
       .cfi def cfa register 6
                                                                                                     %rbp
                                                                                              pushq
               $0, -4(%rbp)
                                                                                              .cfi escape 0x10,0x6,0x2,0x76,0
       jmp
                                                                                                      %rsp, %rbp
                                                                                                     %r10
               $0, -8(%rbp)
                                                                                              .cfi_escape 0xf,0x3,0x76,0x78,0x6
                                                                                                      $0, -88(%rbp)
                                                                                              jmp
               -8(%rbp), %eax
                                                                                       .L6:
       cltq
                                                                                              movl
                                                                                                      $0, -84(%rbp)
               va(, %rax, 4), %xmm1
       movss
                                                                                              jmp
               -8(%rbp), %eax
                                                                                       .L5:
                                                                                                      -84(%rbp), %eax
       clta
                                                                                              movl
               vb(,%rax,4), %xmm0
       movss
                                                                                              cltq
               %xmm1, %xmm0
                                                                                                      $5, %rax
       movl
               -8(%rbp), %eax
              %xmm0, va(,%rax,4)
                                                                                                      -84(%rbp), %eax
                                                                                                      $5, %rax
              $19999999, -8(%rbp)
                                                                                              vmovaps (%rax), %ymm1
       addl
               $1, -4(%rbp)
                                                                                              vmovaps %ymm1, -80(%rbp)
                                                                                              vmovaps %ymm0, -48(%rbp)
               $999, -4(%rbp)
                                                                                              vmovaps -80(%rbp), %ymm0
       cmp1
                                                                                              vaddps -48(%rbp), %ymm0, %ymm0
                                                                                                     -84(%rbp), %eax
              %rbp
       popq
       .cfi def cfa 7, 8
       .cfi endproc
                                                                                              vmovaps %ymm0, (%rax)
LFE0:
                                                                                                      $1, -84(%rbp)
       .size main, .-main
                                                                                       .L3:
       .ident "GCC: (Ubuntu 5.4.0-6ubuntu1~16.04.4) 5.4.0 20160609"
                                                                                                      $4999999, -84(%rbp)
                                                                                              cmpl
                       .note.GNU-stack, "", @progbits
```

addl


\$1, -88(%rbp)

"vec2.s" 63 lines, 1096 characters





Vector Processing Instructions








_ D X

Vector Processing Instructions



ADDPS—Add Packed Single-Precision Floating-Point Values

Opcode/Instruction	Op/En	64/32-bit Mode	CPUID Feature Flag	Description
0F 58 /r ADDPS <i>xmm1</i> , <i>xmm2/m128</i>	RM	V/V	SSE	Add packed single-precision floating-point values from xmm2/m128 to xmm1 and stores result in xmm1.
VEX.NDS.128.0F.WIG 58 /r VADDPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Add packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
VEX.NDS.256.0F.WIG 58 /r VADDPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Add packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.

GEOMEX Soft Parallel C

```
addq $vb, $rax

mov1    -84($rdp), $eax
cltq
salq $5, $rax
addq $va, $rax
vmovaps ($rax), $ymm1
vmovaps $ymm0, -80($rbp)
vmovaps $ymm0, -48($rbp)
vmovaps -80($rbp), $ymm0
vaddps -48($rbp), $ymm0
vaddps -48($rbp), $ymm0, $ymm0
mov1    -84($rbp), $eax
cltq

vmovaps $ymm0, ($rax)
addl $1, -84($rbp)


.L3:
cmpl $4999999, -84($rbp)
jle .L5
addl $1, -88($rbp)

.L2:
"vec2.s" 63 lines, 1096 characters
```





Vector Processing Instructions





Different AVX and SSE vector types (cont.)



We can have vectors of 8 floats:

```
__m256 a, b, c;
c = _mm256_add_ps(a,b); //add 8 float values in one instruction!
```

```
__m256d a, b, c;
c = _mm256_add_pd(a,b); //add 4 double values in one instruction!
```

- _mm256_add_pd() is called an intrinsic. An intrinsic is a procedure provided by the compiler. The compiler will replace the intrinsic with one or more CPU assembly instructions.
 - Note: here the suffix 'pd' denotes the type of the operand(s), see next slides.



AVX Intrinsic Naming Convention

_mm256_op_suffix (data_type param1, data_type param2, data_type param3)


AVX 256 bit operation register prefix (add, sub, ...)

type of operand to operate on first letter is 'p' (packed, meaning 'vector') or 's' (scalar) types according to table below


Suffix	Meaning
s/d	single/double precision float value
ps/pd/sd	packed single, packed double or scalar double
epi32	extended packed 32-bit signed integer
si256	scalar 256-bit integer

Note: 'single' means 'single precision', i.e., the 'float' type, 32-bits wide 'double' means 'double precision', i.e., the 'double' type, 64-bits wide

AVX Intrinsic Naming Convention (cont.)




Broadcasting a scalar value across a register




Used **to load a scalar value from memory across all elements of vector register**, single precision version exists, too.



Loading consecutive scalars into register





Used to load 4 scalar values from memory to register. Single precision version also available.



SIMD Vectorization



- An AVX vector register can hold 8 float variables at a time.
 - max. 8-fold speedup over computation in scalar registers:

```
#define MAX (5000 * 8)

float a [MAX];

float b [MAX];

void main() {
    int i, ctr;
    for (ctr=0; ctr<100; ctr++) {
        for(i=0; i<MAX; i++) {
            a[i] = a[i] + b[i];
        }
    }
}

scalar sum</pre>
```

```
#include <immintrin.h>

#define MAX (5000)


__m256 va [MAX];
__m256 vb [MAX];

void main(void) {
   int i, ctr;
   for (ctr=0; ctr<100; ctr++) {
      for(i=0; i<MAX; i++) {
        //GCC will select intrinsics:
      va[i] = va[i] + vb[i];
    }
}

}
SIMD sum</pre>
```



scalar register, processin g 1 pair of floats per loop iteration



vector registers, processing 8 float pairs per loop iterati on



SIMD Vectorization (cont.)



- Try out the examples on the previous page!
- GCC >= 4.4 can generate code for AVX, if told to do so:
 - gcc —mavx simd_sum.c -o simd_sum

- Note: only Intel Sandybridge CPUs support AVX
 - on other CPUs, an 'illegal instruction' exception will occur






Memory and Register Layout

```
double a[4] = { 1.0, 2.0, 3.0, 4.0 };

__m256d t = _mm256_load_pd (a);

__m256d t = _mm256_set_pd(4.0, 3.0, 2.0, 1.0);
```



Note: The packed values inside of the AVX register are represented in right-to-left order! Same as using an____mm256_set_pd intrinsic.




AVX2 - FMA!



-mavx –mfma in Linux

```
for(size_t k = 0; k < n; k+=8){
    a = _mm256_load_ps(x+n*i+k);
    b = _mm256_load_ps(y_temp+k);
    acc = _mm256_add_ps(acc, _mm256_mul_ps(a,b));
    //acc = _mm256_fmadd_ps(a, b, acc);
...</pre>
```

}





Assignment!



- Assignment
 - Vector Addition with AVX
 - Matrix-Vector Multiplication with AVX
 - Matrix-Matrix Multiplication with AVX
- _mm256_setzero_ps()
- _mm256_load_ps
- _mm256_set_ps
- _mm256_add_
- _mm256_mul_ps
- _mm256_hadd_ps
- _mm256_store_ps



Assignment!



- One more thing to remember
 - Memory Alignment for AVX operations
 - The memory for AVX load/store should be ALIGNED carefully with 32 bytes width



align


- Directs the compiler to align the variable to a specified boundary

```
Windows* OS:
__declspec(align(n))
```

```
Linux* OS:
__attribute__((aligned(n)))
__attribute__((align(n)))
```

__declspec(align(32)) float vecCon[8];







- One more thing to remember
 - Memory Alignment for AVX operations
 - The memory for AVX load/store should be ALIGNED carefully with 32 bytes width

```
Remember !
```

```
size_t n = 1024;
// AVX requires 32 bytes (256 bit) aligned memory
float* x = (float*)_mm_malloc(n*n*sizeof(float),32);
float* y = (float*)_mm_malloc(n*n*sizeof(float),32);
float* z = (float*)_mm_malloc(n*n*sizeof(float),32);
```

```
// Don't forget to deallocate memory !
_mm_free(x)
_mm_free(y)
_mm_free(z)
```



Further information



- Our treatment of AVX intrinsics was not exhaustive.
 - many more intrinsics exist
 - see the interactive guide at http://software.intel.com/en-us/avx/
 - see the Intel IDF presentation at http://software.intel.com/file/2915



- Vector extensions provided by other CPU architectures
 - ARM embedded processors (smartphones, tablets etc): NEON
 - 8-64 bit integer, single-precision floating point,
 - 64/128 bit wide
 - PowerPC (used by IBM & formerly Apple): Altivec
 - AMD: 3DNow!, AVX, SSE
 - Cell BE: Vector/SIMD multimedia extension technology



SIMD and its relation to thread-level parallelism

- To utilize the AVX-provided data-parallelism, we can
 - manually vectorize using assembly language
 - manually vectorize in C/C++ using intrinsics (what we did)
 - write scalar C/C++ code and hope for vectorization by compiler
- The data-parallelism provided by SIMD-instructions is fine-grained
 - on the level of single CPU instructions => instruction-level parallelism (ILP)
- Parallelism provided by threads much coarsergrained
 - task/data/pipeline parallelism can be expressed



Extra



Videos

- https://www.youtube.com/watch?v=QhC4kcXLPww
- https://www.youtube.com/watch?v=zeJ-kce1VLw
- https://www.youtube.com/watch?v=DXPfE2jGqg0



OK! Let's do Assignment (a.k.a. Lab)

