





1000



Sheet: /UI_POT_BTN/ File: UI_POT_BTN.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.3		Id: 2/11

1000

Simulation:
<http://tinyurl.com/y229mty4>



Sheet: /UI_BUTTON/ File: UI_BUTTON.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.3	Id: 3/11	

900



Sheet: /UI_LED/
File: UI_LED.kicad_sch

Title:

Size: A4

Date:

KiCad E.D.A. 8.0.3

Rev:


Id: 4/11

1000



1000





500

GRID Connector
Bi-Directional Data
2x SYNC

Board Mounting Pattern



Sheet: /MCU/sheet5D85C9EA/ File: GRID.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.3		Id: 8/11

[illegible]

Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.3		Id: 9/11
4	5	6

800

The schematic shows a 74HC165 shift register (U801) used for board identification. It has two main input sections: LEFT SCREEN and RIGHT SCREEN. Each section consists of a push-button switch (JP801, JP802) connected to +3V3 through a 5k1 resistor (R801, R802). The switches are connected to the SI pin of the shift register. The shift register's VCC is connected to +3V3 and its GND to ground. Its Q outputs (Q0-Q7) provide HWCFG_DATA signals. Control pins include CLK (HWCFG_CLOCKD), INH (HWCFG_SHIFTD), and SH/LD (GND). A capacitor C801 (100nF) is connected between HWCFG_HIGH and HWCFG_LOW.

Board Identification

Grid firmware can identify the hardware and the board revision through a 3 wire serial interface using one or more shift register as read only memory. The content of the memory is defined by pulling the inputs high or low through pcb traces or solderable configuration jumpers.

4b'Model + 4b'Revision + nb'Reserved (Multiple shift registers)

D0: MODEL (LSB)
D1: MODEL
D2: MODEL
D3: MODEL (MSB)
D4: REVISION (LSB)
D5: REVISION
D6: REVISION
D7: REVISION (MSB)

Model Codes (D3-D0):

Po16 0000
Bo16 0001
PBF4 0010
EN16 0011
...

Revision Codes (D7-D4):

RevA 0000
RevB 0001
RevC 0010
RevD 0011
...

Grid firmware can identify the hardware and the board revision through a 3 wire serial interface using one or more shift register as read only memory. The content of the memory is defined by pulling the inputs high or low through pcb traces or solderable configuration jumpers.

D0: MODEL (LSB)
D1: MODEL
D2: MODEL
D3: MODEL (MSB)
D4: REVISION (LSB)
D5: REVISION
D6: REVISION
D7: REVISION (MSB)

Po16	0000
Bo16	0001
PBF4	0010
EN16	0011
...	

```
RevA 0000
RevB 0001
RevC 0010
RevD 0011
...
```

Sheet: /HWCFG/ File: HWCFG.kicad_sch	
Title:	
Size: A4	Date: Rev:
KiCad E.D.A. 8.0.3	Id: 10/11

1000

Schematic diagram of a display module showing two identical units, U1003 and U901, both labeled "DISPLAY_TEK1 (NF)". Each unit contains an "ST7789 320x240 LCD SPI Interface".

The diagram illustrates the electrical connections for the display module, including power supply, backlight, and data/control signals.

Power Supply:

- U1003:** VCC is connected to +3V3 through resistor R1017 (470R). GND is connected to GND.
- U901:** VCC is connected to +3V3 through resistor R903 (470R). GND is connected to GND.

Backlight:

- U1003:** BACKLIGHT is connected to +3V3 through resistor R1018 (5k1).
- U901:** BACKLIGHT is connected to +3V3 through resistor R903 (470R).

Data/Control Signals:

- U1003:** D/C, CS, SCLK, SDIO, and RESET are connected to the corresponding pins on the ST7789 interface.
- U901:** D/C, CS, SCLK, SDIO, and RESET are connected to the corresponding pins on the ST7789 interface.

Capacitors:

- U1003:** C1020 (1uF) and C1019 (100nF) are connected to +3V3 and GND.
- U901:** C920 (1uF) and C919 (100nF) are connected to +3V3 and GND.

Logic Inverter:

- U902 (74HC1G14GV):** Connected to the CS pin of U1003 and the CS pin of U901.

Notes:

- The second unit (U901) is crossed out with a red X, indicating it is not to be used.

Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.3		Id: 11/11

Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.3		Id: 11/11