



Vectorization

Silvio Stanzani, Raphael Cóbe, Rogério Iope Núcleo de Computação Científica – UNESP

ERAD-SP 2016 - Mackenzie 05 August 2016

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Hybrid Parallel Architectures

- Heterogeneous computational systems:
 - Multicore processors;
 - Multi-level memory sub-system;
 - Input and Output sub-system;
- Multi-level parallelism:
 - Processing core;
 - Chip multiprocessor;
 - Computing node;
 - Computing cluster;
- Hybrid Parallel architectures
 - Coprocessors and accelerators;

Hybrid Parallel Architectures


- Heterogeneous computational systems:
 - Scalar and Vector Instructions

Vector Instructions (SIMD)						Scalar In	struct	ions		
A7	A6	A5	A4	А3	A2	A1	A0		Α	
			+						+	
В7	В6	B5	B4	В3	B2	B1	В0		В	
			=						=	ı
A7+B7	A6+B6	A5+B5	A4+B4	A3+B3	A2+B2	A1+B1	A0+B0		A+B	

- Multi-level memory
 - □ RAM Memory;
 - Multi-level Cache.

Processor 1			Processor 2			
Core 1	Core 2	Core N	Core 1	Core 2	Core N	
L1	L1	L1	L1	L1	L1	
L2	L2	L2	L2	L2	L2	
L3			L3			
RAM						

Hybrid Parallel Architectures



Don't use a single thread or vector lane





Exploiting the parallel universe

Instruction Level Parallelism (ILP)

- Single thread (ST) performance
- Automatically exposed by HW/tools
- Effectively limited to a few instructions

Data Level Parallelism (DLP)

- Single thread (ST) performance
- Exposed by tools and programming models
- Operate on 4/8/16 elements at a time

Task Level Parallelism (TLP)

- Multi thread/task (MT) performance
- Exposed by programming models
- Execute tens/hundreds/thousands task concurrently

Programmers' responsibility to expose DLP/TLP

Agenda


- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Memory System

- CPU Register: internal Processor Memory. Stores data or instruction to be executed;
- Cache: stores segments of programs currently being executed in the CPU and temporary data frequently needed in the present calculations;
- Main memory: only program and data currently needed by the processor resides in main memory;

Auxiliary memory: devices that provides backup storage.

Memory Hierarchy



Cache Memory

 Cache Memory is employed in computer systems to compensate for the difference in speed between main memory access time and processor logic.

Operating System controls the load of Data to Cache;
 such load can be guided by the developer

Cache Memory


 The Performance of cache memory is frequently measured in terms of hit ratio.

When the CPU refers to memory and finds the word in cache, it is said to produce a hit.

 If the word is not found in cache, it is in main memory and it counts as a miss

Locality

- Temporal locality: if an item was referenced, it will be referenced again soon (e.g. cyclical execution in loops);
- Spatial locality: if an item
 was referenced, items
 close to it will be referenced
 too (the very nature of
 every program serial
 stream of instructions)




Vectorization


- Scalar Code computes this one-element at a time.
- Vector (or SIMD) Code computes more than one element at a time. SIMD stands for Single Instruction Multiple Data.

```
float *A, *B, *C;
for(i=0;i<n;i++){
  A[i] = B[i] + C[i];
}
```

Scalar



• SIMD



Vectorization


Vectorization

- Loading data into cache accordingly;
- Store elements on SIMD registers or vectors;
- Apply the same operation to a set of Data at the same time;
- Iterations need to be independent;
- Usually on inner loops.


Scalar loop

SIMD loop (4 elements)

```
for (int i = 0; i < N; i += 4)
c[i:4] = a[i:4] + b[i:4];
```



Past, present, and future of Intel SIMD types



Intel® AVX2/IMCI/AVX-512 differences

	Intel® Initial Many Core Instructions IMCI	Intel® Advanced Vector Extensions 2 AVX2	Intel® Advanced Vector Extensions 512 AVX-512
Introduction	2012	2013	2015
Products	Knights Corner	Haswell, Broadwell	Knights Landing, future Intel® Xeon® and Xeon® Phi™ products
Register file	SP/DP/int32/int64 data types 32 x 512-bit SIMD registers 8 x 16-bit mask registers	SP/DP/int32/int64 data types 16 x 256-bit SIMD registers No mask registers (instr. blending)	SP/DP/int32/int64 data types 32 x 512-bit SIMD registers 8 x (up to) 64-bit mask
ISA features	Not compatible with AVX*/SSE* No unaligned data support Embedded broadcast/cvt/swizzle MVEX encoding	Fully compatible with AVX/SSE* Unaligned data support (penalty) VEX encoding	Fully compatible with AVX*/SSE* Unaligned data support (penalty) Embedded broadcast/rounding EVEX encoding
Instruction features	Fused multiply-and-add (FMA) Partial gather/scatter Transcendental support	Fused multiply-and-add (FMA) Full gather	Fused multiply-and-add (FMA) Full gather/scatter Transcendental support (ERI only) Conflict detection instructions PFI/BWI/DQI/VLE (if applies)

AVX-512


 AVX512-F: similar to the core feature set of the AVX2 instruction set, with the difference of wider registers, and more double precision and integer support;


- AVX512-CD ("Conflict Detection"):
- AVX512-ER ("Exponential and Reciprocal")
- AVX512-PF ("prefetch")

Agenda


- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Intel Xeon Architecture Overview






Intel® Xeon Phi™ Architecture Overview



Knights Landing (KNL)



Knights Landing (KNL)

- KNL Knights Landing has 72 cores;
- Each one has an L1 cache;
- Pairs of cores are organized into tiles with a slice of the L2 cache symmetrically shared between the two cores;
- All caches are kept coherent;
- Two VPUs (Vector Processing Units) per core;


Cluster modes

One single space address

Node 0


Hemisphere:

the tiles are divided into two parts called hemisphere



Quadrant:


tiles are divided into two parts called hemisphere or into four parts called qudrants




Cluster modes

Cache data are isolated in each sub numa domain

SNC-2: the tiles are divided into two Numa Nodes




SNC-4: the tiles are divided into two Numa Nodes




Knights Landing Integrated On-Package Memory


Multi-Channel DRAM (High-bandwidth memory)




Integrated On-Package Memory Usage Models

Model configurable at boot tiem and software exposed through NUMA







Split Options: 25/75% or 50/50%

Cache Model	Flat Model	Hybrid Model
Hardware automatically manages the MCDRAM as a "L3 cache" between CPU and ext DDR memory	Manually manage how the app uses the integrated on-package memory and external DDR for peak perf	Harness the benefits of both Cache and Flat models by segmenting the integrated on-package memory
 App and/or data set is very large and will not fit into MCDRAM Unknown or unstructured memory access behavior 	 App or portion of an app or data set that can be, or is needed to be "locked" into MCDRAM so it doesn't get flushed out 	 Need to "lock" in a relatively small portion of an app or data set via the Flat model Remaining MCDRAM can then be configured as Cache

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Intel Advisor

- Evaluate multi-threading parallelization
- Intel[®] Advisor XE
 - □ Performance modeling using several frameworks for multi-threading in processors and co-processors:
 - OpenMP, Intel[®] Cilk ™ Plus, Intel[®] Threading Bulding Blocks
 - C, C++, Fortran (OpenMP only) and C# (Microsoft TPL)
 - Identify parallel opportunities
 - Detailed information about vectorization;
 - Check loop dependencies;
 - □ Scalability prediction: amount of threads/performance gains
 - □ Correctness (deadlocks, race conditions)




Intel Advisor


Survey Target;

- Vectorization of loops: detailed information about vectorization;
- Total Time: elapsed time on each loop considering the time involved in internal loops;
- Self Time: elapsed time on each loop not considering the time involved in internal loops;
- Find Trip Counts;
 - Analysis to identify how many time particular loops run;
- Check Dependencies;
 - Analysis it there are many loop-carried dependencies;
- Check Memory Access Patterns.
 - Analysis to identify how your code is iterating with memory.


Advisor – New Project



Advisor - Analysis




Advisor – Survey Target




Advisor – Survey Target

Traits	Data Types	Number of Vector Registers	Vector Widths	Instruction Sets
Extracts; Type Conversions	Float32; Float64; Int32; Uln	15	128/256	AVX; AVX2
xtracts; Inserts; Type Conversions	Float32; Float64	14; 15	128; 256	AVX
Extracts; Inserts; Type Conversions	Float32; Float64; Int32; UIn	16	256	AVX; AVX2



Advisor – Memory Access Patterns



8/2/2016 36

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Stride (array elements)

- Stride:
 - Step size between consecutive access of array elements;
- Strided access with stride k means touching every kth memory element
 - Unit Stride:
 □ Sequential access (0, 1, 2, 3, 4, 5, 6, ...)
 Non-unit stride
 □ Constant Stride =
 2 is (0, 2, 4, 6, 8, ...)
 □ k is (0, k, 2k, 3k, 4k, ...)
 □ Random Access;
- Strides > 1 commonly found in multidimensional data
 - Row accesses (stride=N) & diagonal accesses (stride=N+1)
 - Scientific computing (e.g., matrix multiplication)

Padding


- Data structures may have members with different sizes.
- To maintain proper alignment the translator normally inserts additional unnamed data members so that each member is properly aligned.
- Example:

```
struct stu_a {
   int i;
   char c;
};
```

Actual size 4+1 (5)



• After Padding size 4+4 (5)



• ...

Padding

- Vectorization more efficient with unit strides
 - Non-unit strides will generate gather/scatter
 - Unit strides also better for data locality

Demo: padd.c

Icc padd.c –o padd

./padd

Data layout

- AoS vs SoA (Array of Structures vs Structure of Arrays)
 - Layout your data as Structure of Arrays (SoA)

```
// Array of Structures (AoS)
struct coordinate {
    float x, y, z;
} crd[N];
...
for (int i = 0; i < N; i++)
... = ... f(crd[i].x, crd[i],y,
crd[i].z);</pre>
```

Consecutive elements in memory

```
x0 y0 z0 x1 y1 z1 ... x(n-1) y(n-1) z(n-1)
```

```
// Structure of Arrays (SoA)
struct coordinate {
    float x[N], y[N], z[N];
} crd;
...
for (int i = 0; i < N; i++)
... = ... f(crd.x[i], crd.y[i],
crd.z[i]);</pre>
```

Consecutive elements in memory

```
x0 x1 ... x(n-1) y0 y1 ... y(n-1) z0 z1 ... z(n-1)
```

Data Alignment

How to	Syntax	Semantics					
	<pre>void* _mm_malloc(int size, int n) void* _mm_free(int size)</pre>	Allocate memory on heap aligned					
align data	<pre>int posix_memalign (void **p, size_t n, size_t size)</pre>	to <i>n</i> byte boundary.					
	declspec(align(n)) array	Alignment for variable declarations.					
tell the compiler	<pre>#pragma vector aligned</pre>	Vectorize assuming all array data accessed are aligned (may cause fault otherwise).					
about it	assume_aligned(array, n)	Compiler may assume array is aligned to <i>n</i> byte boundary.					

Loop Splitting

Loop Splitting

- Set of techniques to breaking the loop into multiple loops which have the same body, but iterate over different contiguous portions of the index range.
 - Body
 - ☐ Peel Loop: beginning of loop
 - ☐ Remainder Loop: end of loop

Loop Unrolling

Execute a set of iterations as a single iteration;

Vectorization with multi-version loops

Peel loop Alignment purposes Might be vectorized

Main loop Vectorized Unrolled by x2 or x4

Remainder loop Remainder iterations Might be vectorized

```
LOOP BEGIN at gas dyn2.f90(2330,26)
<Peeled>
   remark #15389: vectorization support: reference AMAC1U has unaligned
access
   remark #15381: vectorization support: unaligned access used inside loop
bodv
   remark #15301: PEEL LOOP WAS VECTORIZED
LOOP END
LOOP BEGIN at gas dyn2.f90(2330,26)
   remark #25084: Preprocess Loopnests: Moving Out Store
   remark #15388: vectorization support: reference AMAC1U has aligned access
   remark #15399: vectorization support: unroll factor set to 2
   remark #15300: LOOP WAS VECTORIZED
   remark #15475: --- begin vector loop cost summary ---
   remark #15476: scalar loop cost: 8
   remark #15477: vector loop cost: 0.620
   remark #15478: estimated potential speedup: 15.890
   remark #15479: lightweight vector operations: 5
   remark #15488: --- end vector loop cost summary ---
   remark #25018: Total number of lines prefetched=4
   remark #25019: Number of spatial prefetches=4, dist=8
   remark #25021: Number of initial-value prefetches=6
LOOP END
LOOP BEGIN at gas dyn2.f90(2330,26)
<Remainder>
   remark #15388: vectorization support: reference AMAC1U has aligned access
   remark #15388: vectorization support: reference AMAC1U has aligned access
   remark #15301: REMAINDER LOOP WAS VECTORIZED
LOOP END
```

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Vectorization on Intel® compilers

Easy of use

Auto Vectorization

Compiler knobs

Guided Vectorization

- Compiler hints/pragmas
- Array notation
- Elemental Functions

Low level Vectorization

- C/C++ vector classes
- Intrinsics/Assembly

Fine control

Auto vectorization

- Relies on the compiler for vectorization
 - No source code changes
 - Enabled with -vec compiler knob (default in -02 and -03 modes)
- Compiler smart enough to apply loop transformations
 - It will allow to vectorize more loops

Option	Description
-00	Disables all optimizations.
-01	Enables optimizations for speed which are know to not cause code size increase.
-02/-0 (default)	 Enables intra-file interprocedural optimizations for speed, including: Vectorization Loop unrolling
-03	 Performs O2 optimizations and enables more aggressive loop transformations such as: Loop fusion Block unroll-and-jam Collapsing IF statements This option is recommended for applications that have loops that heavily use floating-point calculations and process large data sets. However, it might incur in slower code, numerical stability issues, and compilation time increase.

Vectorization: target architecture options

Option	Description
-mmic	Builds an application that runs natively on Intel® MIC Architecture.
-xfeature -xHost	Tells the compiler which processor features it may target, referring to which instruction sets and optimizations it may generate (not available for Intel® Xeon Phi TM architecture). Values for feature are: • COMMON-AVX512 (includes AVX512 FI and CDI instructions) • MIC-AVX512 (includes AVX512 FI, CDI, PFI, and ERI instructions) • CORE-AVX512 (includes AVX512 FI, CDI, BWI, DQI, and VLE instructions) • CORE-AVX2 • CORE-AVX-I (including RDRND instruction) • AVX • SSE4.2, SSE4.1 • ATOM_SSE4.2, ATOM_SSSE3 (including MOVBE instruction) • SSSE3, SSE3, SSE2 When using -xHost, the compiler will generate instructions for the highest instruction set available on the compilation host processor.
-axfeature	Tells the compiler to generate multiple, feature-specific auto-dispatch code paths for Intel® processors if there is a performance benefit. Values for <i>feature</i> are the same described for -xfeature option. Multiple features/paths possible, e.g.: -axSSE2, AVX. It also generates a baseline code path for the default case.

Auto vectorization: not all loops will vectorize

- Data dependencies between iterations
 - Proven Read-after-Write data (i.e., loop carried) dependencies
 - Assumed data dependencies
 - Aggressive optimizations

RaW dependency

```
for (int i = 0; i < N; i++)

a[i] = a[i-1] + b[i];
```

- Vectorization won't be efficient
 - Compiler estimates how better the vectorized version will be
 - Affected by data alignment, data layout, etc.

Inefficient vectorization

```
for (int i = 0; i < N; i++)
a[c[i]] = b[d[i]];
```

- Unsupported loop structure
 - While-loop, for-loop with unknown number of iterations
 - Complex loops, unsupported data types, etc.

Function call within loop body

(Some) function calls within loop bodies

```
for (int i = 0; i < N; i++)
    a[i] = foo(b[i]);</pre>
```

Validating vectorization

Generate compiler report about optimizations

```
-qopt-report [=n] Generate report (level [1..6], default 2)
```

```
LOOP BEGIN at gas_dyn2.f90(193,11) inlined into gas_dyn2.f90(4326,31)

remark #15300: LOOP WAS VECTORIZED

remark #15448: unmasked aligned unit stride loads: 1

remark #15450: unmasked unaligned unit stride loads: 1

remark #15475: --- begin vector loop cost summary ---

remark #15476: scalar loop cost: 53

remark #15477: vector loop cost: 14.870

remark #15478: estimated potential speedup: 2.520

remark #15479: lightweight vector operations: 19

remark #15481: heavy-overhead vector operations: 1

remark #15488: --- end vector loop cost summary ---

remark #25456: Number of Array Refs Scalar Replaced In Loop: 1

remark #25015: Estimate of max trip count of loop=4

LOOP END
```

Vectorized loop

```
LOOP BEGIN at gas_dyn2.f90(2346,15)

remark #15344: loop was not vectorized: vector dependence prevents vectorization

remark #15346: vector dependence: assumed OUTPUT dependence between IOLD line 376 and IOLD line 354

remark #25015: Estimate of max trip count of loop=3000001

LOOP END
```

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Intel® compiler directives for vectorization

Directive	Clause	Description
ivdep		Instructs the compiler to ignore assumed vector dependencies.
	always	Force vectorization even when it might be not efficient.
	[un]aligned	Use [un]aligned data movement instructions for all array vector references.
vector	<pre>[non]temporal(var1[,])</pre>	Do or do not generate non-temporal (streaming) stores for the given array variables. On Intel® MIC architecture, generates a cache-line-evict instruction when the store is known to be aligned.
	[no]vecreminder	Do (not) vectorize the remainder loop when the main loop is vectorized.
	[no]mask_readwrite	Enables/disables memory speculation causing the generation of [non-]masked loads and stores within conditions.

Intel® compiler directives for vectorization

Directive	Clause	Description
ivdep		Instructs the compiler to ignore assumed vector dependencies.
	<pre>vectorlength(n1[,]) vectorlengthfor(dtype)</pre>	Assume safe vectorization for the given vector length values or data type.
	<pre>private(var1[,]) firstprivate(var1[,]) lastprivate(var1[,])</pre>	Which variables are private to each iteration; firstprivate, initial value is broadcasted to all private instances; lastprivate, last value is copied out from the last instance.
simd	linear(var1:step1[,])	Letting know the compiler that <i>var1</i> is incremented by <i>step1</i> on every iteration of the original loop.
	reduction(oper:var1[,])	Which variables are reduction variables with a given operator.
	[no]assert	Warning or error when vectorization fails.
	[no]vecremainder	Do (not) vectorize the remainder loop when the mail loop is vectorized.

Guided vectorization: disambiguation hints

- Assume function arguments won't be aliased
 - C/C++: Compile with -fargument-noalias
- C99 "restrict" keyword for pointers
 - Compile with -restrict otherwise

Guided vectorization:

- #pragma simd or #pragma ivdep
 - Force loop vectorization ignoring all dependencies
 - □ Additional <u>clauses</u> for specify reductions, etc.

```
void v_add(float *c, float *a, float *b)
{
    #pragma simd
    for (int i = 0; i < N; i++)
        c[i] = a[i] + b[i];
}</pre>
SIMD loop
```

```
__declspec(vector)
void v_add(float c, float a, float b)
{
    c = a + b;
}
...
for (int i = 0; i < N; i++)
    v_add(C[i], A[i], B[i]);</pre>
SIMD function
```

Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

Matrix Multiplication - Serial

```
void multiply(int msize, int tidx, int numt, TYPE a[][NUM], TYPE
b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
int i,j,k;
   for(i=0; i<msize; i++) {
       for(k=0; k<msize; k++) {
           for(j=0; j<msize; j++) {
              c[i][j] = c[i][j] + a[i][k] * b[k][j];
```

Matrix Multiplication

```
Function Call Sites and Loops
                                                                                                                       Vector Issues
                                                                                                                                                       Self Time▼
                                                                                                                                                                                 Total Time
                                                                                                                                                                                                                                          Why No Vectorization?
                                                                                                                                                                                                           Туре

\[
\square\) [loop in multiply3 at multiply.c:228]

                                                                                                                         2 Assume ...
                                                                                                                                                             0.170s
                                                                                                                                                                                       0.170s Scalar
                                                                                                                                                                                                                                           vector dependence prevents vectorization

☑ U [loop in libc csu init]
                                                                                                                                                                                                           Scalar
                                                                                                                                                             0.000s (
                                                                                                                                                                                       0.000s (
고 🖰 [loop in INTERNAL 16 offload host cpp ad92...
                                                                                                                                                             0.000s (
                                                                                                                                                                                       0.000s[
                                                                                                                                                                                                           Scalar

☑ (5 [loop in func@0x5b810]


                                                                                                                                                             0.000s[
                                                                                                                                                                                       0.000s (
                                                                                                                                                                                                           Scalar
                                                                                                                         💡 2 Data typ..
[Variable of the second of 
                                                                                                                         2 Data typ..
                                                                                                                                                             0.000s[
                                                                                                                                                                                       0.000s[
                                                                                                                                                                                                           Scalar
                                                                                                                                                                                                                                           inner loop was already vectorized
[Variable] [loop in multiply3 at multiply.c:227]
                                                                                                                                                                                       0.170s Scalar
                                                                                                                                                                                                                                           vector dependence prevents vectorization
                                                                                                                         2 Assume ...
                                                                                                                                                             0.000s[
[Ioop in multiply3 at multiply.c:226]
                                                                                                                         2 Assume ...
                                                                                                                                                             0.000s (
                                                                                                                                                                                       0.170s Scalar
                                                                                                                                                                                                                                           vector dependence prevents vectorization
+ (5 [loop in main at matrix.c:144]
                                                                                                                                                                                       0.000s [ Vectorized (B...
                                                                                                                         1 Data tvp...
                                                                                                                                                             0.000s[
                        Top Down
                                                 Loop Analytics
                                                                                    Loop Assembly
                                                                                                                       Recommendations

    Compiler Diagnostic Details

  Source
File: multiply.c:228 multiply3
  Line
                                                                                                                                                                                                                                                                        Source
218
                   void multiply3(int msize, int tidx, int numt, TYPE a[][NUM], TYPE b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
219
220
221
                  //#pragma omp target device(0) map(a[0:NUM][0:NUM]) \
222
                       //map(b[0:NUM][0:NUM]) map(c[0:NUM][0:NUM])
223
                      //{
224
                            int i.i.k:
225
                                #pragma omp parallel for collapse (2) //num threads(60)
                            for(i=0; i<msize; i++) {
                          [loop in multiply3 at multiply.c:226]
                                    Scalar loop. Not vectorized: vector dependence prevents vectorization
                                    No loop transformations applied
227
                                    for(k=0: k<msize: k++) {
                          \bigcup [loop in multiply3 at multiply.c:227]
                                    Scalar loop. Not vectorized: vector dependence prevents vectorization
                                    Remainder loop
228
                                              for(j=0; j<msize; j++) {
              🕛 [loop in multiply3 at multiply.c:228]
                                    Scalar loop. Not vectorized: vector dependence prevents vectorization
                                    Loop was unrolled by 2
                                                        c[i][i] = c[i][i] + a[i][k] * b[k][i];
229
230
231
232
                      //}
233
234
235
```

Matrix Multiplication


 Check dependency analysis shows that it is safe to enforce the vectorization of this loop



Matrix Multiplication - vectorized

```
void multiply(int msize, int tidx, int numt, TYPE a[][NUM], TYPE
b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
int i,j,k;
   for(i=0; i<msize; i++) {
       for(k=0; k<msize; k++) {
            #pragma simd
           for(j=0; j<msize; j++) {
               c[i][j] = c[i][j] + a[i][k] * b[k][j];
```

Matrix Multiplication



Example

Particle Binning Problem[1]


- Optimizations:
 - Automatic Vectorization
 - Data Alignment

[1] http://colfaxresearch.com/optimization-techniques-for-the-intel-mic-architecture-part-2-of-3-strip-mining-for-vectorization/

Particle Binning - Serial

```
for (int i = 0; i < inputData.numDataPoints; i++) {
   // Transforming from cylindrical to Cartesian coordinates:
   const FTYPE x = inputData.r[i]*COS(inputData.phi[i]);
   const FTYPE y = inputData.r[i]*SIN(inputData.phi[i]);
   // Calculating the bin numbers for these coordinates:
   const int iX = int((x - xMin)*binsPerUnitX);
   const int iY = int((y - yMin)*binsPerUnitY);
```

Particle Binning - Serial



Particle Binning - Vectorized

```
for (int ii = 0; ii < inputData.numDataPoints; ii += STRIP WIDTH) {
   int iX[STRIP WIDTH];
   int iY[STRIP WIDTH];
   const FTYPE* r = &(inputData.r[ii]);
   const FTYPE* phi = &(inputData.phi[ii]);
   // Vector loop
   for (int c = 0; c < STRIP WIDTH; c++) {
      // Transforming from cylindrical to Cartesian coordinates:
      const FTYPE x = r[c]*COS(phi[c]);
     const FTYPE y = r[c]*SIN(phi[c]);
      // Calculating the bin numbers for these coordinates:
      iX[c] = int((x - xMin)*binsPerUnitX);
      iY[c] = int((y - yMin)*binsPerUnitY);
```

Particle Binning - Vectorized

Function Call Sites and Loops	۵	Vector Issues	Self Time▼		Туре	Why No Vectorization?	Vectorized Loops			>>	Instruction Set Analy	sis	Advanced [≫
			Self Time	lotal lime			Vector ISA	Efficiency	Gain Estimate	VL	Traits	Data	Num. Advanced	Location
☑ び [loop in main at Binning.cc:68]			0.880s	0.880s	Scalar	vector dependence pre		1			FMA; Type Conversi	Float32	7	Binning.cc:68
		♀ 1 Potential underutilization of FMA instructions	0.850s	1.420s	Scalar	inner loop was already							9	Binning.cc:173
5 [loop in BinParticles_3 at Binning.cc:182]		♀ 1 Data type conversions present	0.570s	0.570s	Vectorized (Body)		AVX2	~100%	17.64x	8	FMA; Type Conversi	Float3	. 9	Binning.cc:182
± 5 [loop in main\$omp\$parallel_for@519 at Binning.cc:520]			0.359s	0.359s	Vectorized+Threaded (Body)		AVX	~100%	9.00x	8	NT-stores	Float32	1	Binning.cc:520
☑ 🖔 [loop in operator new]			0.010s[0.010s[Scalar								0	
☑ (5 [loop in memcmp]			0.010s[0.010s[Scalar								0	
☑ (5 [loop in main at Binning.cc:591]			0.000s (1.420s	Scalar	a exception handling for					Divisions	Float64	8	Binning.cc:591
☑ 📞 [loop in main at Binning.cc:528]		♀ 1 Ineffective peeled/remainder loop(s) present	n/a	n/a	Remainder Completely Un	vectorization possible b							Contains Co.	Binning.cc:528

ource Top Down Loop Analytics Loop Assembly 💡 Recommendations 🖬 Compiler Diagnostic Details		
e: Binning.cc:68 main		
ine Source	Total Time %	Loop Time % Traits
threadPrivateBins[i][j] = 0: 0 1 // Loop through all bunches of particles		
I and the second of the second		
// Loop through all bunches of particles //#pragma omp for		
B	0.050s (4.250s
int iX[STRIP WIDTH]:		
int iYSTRIP WIDTH]:		
5 int iX[STRIP WIDTH]; 5 int iY[STRIP WIDTH]; 7		
B const FTYPE* r = &(inputData.r[ii]);		
const FTYPE* phi = &(inputData.phi[ii]);	0.010s (
// Vector loop		
2	0.060s (
(loop in BinParticles_3 at Binning.cc:182)		
Vectorized AVX; FMA loop processes Float32; Int32 data type(s) and includes FMA; Type Conversions		
Loop stmts were reordered		
3 // Transforming from cylindrical to Cartesian coordinates:		
<pre>4 const FTYPE x = r[c]*COS(phi[c]); 5 const FTYPE y = r[c]*SIN(phi[c]);</pre>		
const FTYPE y = r[c]*SIN(phi[c]);	3.040s	

Particle Binning - Data Alignment

```
for (int ii = 0; ii < inputData.numDataPoints; ii += STRIP WIDTH) {
   int iX[STRIP WIDTH] attribute ((aligned(64)));
   int iY[STRIP WIDTH] attribute ((aligned(64)));
   const FTYPE* r = &(inputData.r[ii]);
   const FTYPE* phi = &(inputData.phi[ii]);
   // Vector loop
#pragma vector aligned
   for (int c = 0; c < STRIP WIDTH; c++) {
      // Transforming from cylindrical to Cartesian coordinates:
      const FTYPE x = r[c]*COS(phi[c]);
     const FTYPE y = r[c]*SIN(phi[c]);
      // Calculating the bin numbers for these coordinates:
      iX[c] = int((x - xMin)*binsPerUnitX);
      iY[c] = int((y - yMin)*binsPerUnitY);
```

Particle Binning - Data Alignment

Function Call Sites and Loops		Vector Issues	Self Time	lotal lime	lype	Why No Vectorization?	Vector ISA	Efficiency	Gain Estimate	VL	. Traits	Data .	Num	Advanced	Location
(5 [loop in BinParticles_4 at Binning.cc:226]		2 1 Potential underutilization of FMA instructions	0.940s	1.470s	Scalar	inner loop was already							9		Binning.cc:22
5 [loop in main at Binning.cc:68]		② 3 Assumed dependency present	0.900s	0.900s	Scalar	vector dependence pre					FMA; Type Conver	rsi Float3:	2 7		Binning.cc:68
[loop in BinParticles_4 at Binning.cc:236]		□ 1 Data type conversions present	0.530s	0.530s	Vectorized (Body)		AVX2	~100%	18.50×	8	FMA; Type Conver	rsi Float3	9		Binning.cc:23
[loop in main\$omp\$parallel_for@519 at Binning.cc:520]			0.370s	0.370s	Vectorized+Threaded (Body)	AVX	~100%	9.00x	8	NT-stores	Float32	2 1		Binning.cc:53
[loop in memcmp]			0.010s[0.010s[Scalar			10.00	78 (1000000				0		
[loop in main at Binning.cc:591]			0.000s[1.470s	Scalar	a exception handling for					Divisions	Float64	4 8		Binning.cc:5
[loop in main at Binning.cc:528]		☐ 1 Ineffective peeled/remainder loop(s) present	n/a	n/a	Remainder Completely Un.	. vectorization possible b								Contains Co	Binning.cc:53
ource Top Down Loop Analytics Loop Assembly (Recon	nmendations													
ne				Source							1 -	Total Time	% 1	Loop Time %	Traits
const FIYPE* phi = &(inputData.phi[ii]	1:											0.010s (
// Vector loop															
#pragma vector aligned															
for (int c = 0; c < STRIP_WIDTH; c++)														3.250s	
()[loop in BinParticles_4 at Binning.cc:2		Int32 data type(s) and includes FMA; Type													
No loop transformations applied	and the second		e conversion	<u> </u>											
// Transforming from cylindrical to Cart	esian c	oordinates:													
const FTYPE x = r[c]*COS(phi[c]);												0.090s (
const FTYPE y = r[c]*SIN(phi[c]);												2.740s			
// Calculating the bin numbers for these	coordi	nates:													
<pre>iX[c] = int((x - xMin)*binsPerUnitX);</pre>												0.110s (FMA; Type
<pre>iY[c] = int((y - yMin)*binsPerUnitY);</pre>												0.310s l	8		FMA; Type
1 F															
5															

for (int c = 0; c < STRIP WIDTH; c++)
 threadPrivateBins[iX[c]][iY[c]]++;</pre>

> Instruction Set Analysis


M Advanced M Lecation

Diffusion - Serial


Function Call Sites and Loops	• Vector Issues	Self Time	Total Time	Туре	Why No Vectorization?						
☑ (5 [loop in diffusion_baseline at diffusion_base.c:103]	💡 1 Potential	0.000s (10.530s	Scalar	outer loop was not auto-vectorized: consider using SIMD						
☑ (5 [loop in diffusion_baseline at diffusion_base.c:104]	🔒 1 Potential	0.010s(10.450s	Scalar	uter loop was not auto-vectorized: consider using SIMD						
☑ (5 [loop in diffusion_baseline at diffusion_base.c:105]	2 Assume	0.130s[10.370s	Scalar	vector dependence: assumed dependence between lines						
+ 🖔 [loop in diffusion_baseline at diffusion_base.c:105]	2 Assume	0.000s (0.080s (Scalar Versions	1 vector dependence: assumed dependence between lines						
☑ 🖔 [loop in diffusion_baseline at diffusion_base.c:107]	2 Assume	10.240s	10.240s	Scalar	vector dependence: assumed dependence between lines						
+ 🖔 [loop in diffusion_baseline at diffusion_base.c:107]	2 Assume	0.070s (0.070s[Scalar Versions	1 vector dependence: assumed dependence between lines						
☑ 🖔 [loop in diffusion_baseline at diffusion_base.c:107]	2 Assume	0.060s (0.060s (Scalar	vector dependence: assumed dependence between lines						
Source Top Down Loop Analytics Loop Assembly 😡 Recommendations 🖬 Compiler Diagnostic Details											
	8 Vecommendation	is Corrig	nier Diagnostic	Decails							
File: diffusion_base.c:107 diffusion_baseline											
Line				Source							
Filet diffusion_base.ci107 diffusion_baseline Line Source void diffusion baseline(REAL *f1, REAL *f2, int nx, int ny, int nz, REAL ce, REAL cw, REAL cn, REAL ct, REAL cb, REAL cc, REAL dt, int i, int iii int count) { for (i = 0; i < count; ++i) { for (int z = 0; z < nz; z++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++) { for (int x = 0; x < nx; x++)											

Diffusion - Vectorized

Potential inefficient memory access;



Diffusion - alignment



Interpolation

```
declspec(vector)
int FindPosition(double x) {
  return (int)(log(exp(x*steps)));
  declspec(vector)
double Interpolate(double x, const point*
vals)
  int ind = FindPosition(x);
  return res;
```

```
int main ( int argc , char argv [] )
{
    ...
    for ( i=0; i <ARRAY_SIZE;++ i ) {
        dst[i] = Interpolate( src[i], vals );
    }
    ...
}</pre>
```

George M. Raskulinec, Evgeny Fiksman "Chapter 22 - SIMD functions via OpenMP", In High Performance Parallelism Pearls, edited by James Reinders and Jim Jeffers, Morgan Kaufmann, Boston, 2015, Pages 171-190, ISBN 9780128038192

Vectorization report - Interpolate

```
Begin optimization report for: Interpolate.. simdsimd3 H2n v1 s1.P(double, const point *)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [ main.c(74,48) ]
Begin optimization report for: Interpolate.._simdsimd3__H2m_v1_s1.P(double, const point *)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [ main.c(74,48) ]
Begin optimization report for: Interpolate.. simdsimd3 L4n v1 s1.V(double, const point *)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [main.c(74,48)]
remark #15415: vectorization support: gather was generated for the variable pnt: indirect access, 64bit indexed [main.c(78,26)]
remark #15415: vectorization support: gather was generated for the variable pnt: indirect access, 64bit indexed [main.c(78,36)]
Begin optimization report for: Interpolate.. simdsimd3 L4m v1 s1.V(double, const point *)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [main.c(74,48)]
remark #15415: vectorization support: gather was generated for the variable pnt: masked, indirect access, 64bit indexed [main.c(78,26)]
remark #15415: vectorization support: gather was generated for the variable pnt: masked, indirect access, 64bit indexed [main.c(78,36)]
```


Vectorization report - FindPosition

```
egin optimization report for: FindPosition.. simdsimd3 H2n v1.P(double)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [main.c(70,28)]
Begin optimization report for: FindPosition.._simdsimd3__H2m_v1.P(double)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [main.c(70,28)]
Begin optimization report for: FindPosition.._simdsimd3__L4n_v1.V(double)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [main.c(70,28)]
Begin optimization report for: FindPosition.. simdsimd3 L4m v1.V(double)
  Report from: Vector optimizations [vec]
remark #15301: FUNCTION WAS VECTORIZED [main.c(70,28)]
```

Lattice Boltzmann

	-41	A 1,		Self Time			Why No	Vectorized Loops					
Function Call Sites ar	nd Loops.	Vector Issues		Self Time Total Time		Type	Vectorization?	Vec	Efficiency	Gai	VL		
☑ 🖔 [loop in fCalcInt	eraction_ShanChen_Boundary at lbpFORCE.c	· 2/	0.210s[Scalar	vector depende								
🗵 🍊 [loop in fCalcInt	eraction_ShanChen_Boundary at lbpFORCE.c	· 2/	Assume	0.080s (0.080s (Scalar	vector depende						
🗵 🍊 [loop in fCalcPo	tential_ShanChen at lbpF0RCE.cpp:36]			0.000s (5.742s	Scalar	loop control vari						
	tential_ShanChen at lbpF0RCE.cpp:49]	₽ 1 F	Potential	0.000s (5.742s	Threaded (OpenMP)	🔳 inner loop was al						
	nBGK\$omp\$parallel@338 at lbpBGK.cpp:351]	₽ 11	Ineffecti	0.160s (0.160s(Vectorized (Remainder)		AVX2	~67%	2.69×			
	quilibriumF at lbpSUB.cpp:615]		Data t		3.910s	Vectorized (Body;		AVX.	~91%	3.6			
	EquilibriumF at lbpSUB.cpp:615]		Data typ		3.120s	Vectorized (Body)		AVX2			4		
□ 🖰 [loop in fGet	EquilibriumF at lbpSUB.cpp:6151	□ 10	Data tvp	0.790s l	0.790s ſ	Remainder				_	_		
			50										
Source Top Dov	vn Loop Analytics Loop Assembly 🂡 R	ecommendatio	ons 📮 C	Compiler Diagr	nostic Details								
File: lbpSUB.cpp:6	15 fGetEquilibriumF												
Line Source													
501 502													
603													
504 int fGetE	EquilibriumF(double *feq, double *v, do	uble rho)											
505 {													
506													
	ulate equilibrium distribution function / suitable for square lattices. not sui												
008 // ont/	/ sultable for square lattices, not sul	table for ind	compress:	ible fluid									
	modv = v[0]*v[0] + v[1]*v[1] + v[2]*v[1]	21.											
511 double		-1.											
512													
	agma loop count(20)												
	r(int i=0; i <lbsy.nq +1;="" i++)<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></lbsy.nq>												
	int i=0; i <lbsy.nq; i++)<br="">op in fGetEquilibriumF at lbpSUB.cpp:61</lbsy.nq;>	<u>-1</u>											
	op in foetEquilibriumF at lopsob.cpp:61 calar loop. Not vectorized: vector depe		onte vest	onization									
	o loop transformations applied	endence preve	encs vecc	.0112401011									
	op in fGetEquilibriumF at lbpSUB.cpp:61	.51											
	ectorized AVX; FMA loop processes Float		JInt32 da	ata type(s)	and include	s FMA; Type Conversion	ns; Unpacks						
	o loop transformations applied												
	op_in fGetEquilibriumF at lbpSUB.cpp:61	.5]											
	calar remainder loop												
N	o loop transformations applied												

Lattice Boltzmann







Questions?

Silvio Stanzani, Raphael Cóbe, Rogério Iope Núcleo de Computação Científica – UNESP

silvio@ncc.unesp.br
rmcobe@ncc.unesp.br
rogerio@ncc.unesp.br