



# Vectorization

Silvio Stanzani , Raphael Cóbe , Rogério Iope  
Núcleo de Computação Científica – UNESP

**ERAD-SP 2016 - Mackenzie**  
**05 August 2016**

# Agenda

---

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

# Agenda

- **Hybrid Parallel Architectures;**
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

# Hybrid Parallel Architectures

- Heterogeneous computational systems:
  - Multicore processors;
  - Multi-level memory sub-system;
  - Input and Output sub-system;
- Multi-level parallelism:
  - Processing core;
  - Chip multiprocessor;
  - Computing node;
  - Computing cluster;
- Hybrid Parallel architectures
  - Coprocessors and accelerators;

# Hybrid Parallel Architectures

- Heterogeneous computational systems:
  - Scalar and Vector Instructions


Vector Instructions (SIMD)								Scalar Instructions	
A7	A6	A5	A4	A3	A2	A1	A0	A	
+								+	
B7	B6	B5	B4	B3	B2	B1	B0	B	
=								=	
A7+B7	A6+B6	A5+B5	A4+B4	A3+B3	A2+B2	A1+B1	A0+B0	A+B	

- Multi-level memory

- ❑ RAM Memory;
- ❑ Multi-level Cache.

Processor 1			Processor 2		
Core 1	Core 2	Core N	Core 1	Core 2	Core N
L1	L1	L1	L1	L1	L1
L2	L2	L2	L2	L2	L2
L3			L3		
RAM					

# Hybrid Parallel Architectures




- SIMD Instructions
  - Optimized Memory Access
- **Vectorization!**

# Don't use a single thread or vector lane



# Exploiting the parallel universe



Programmers' responsibility to expose DLP/TLP




# Agenda

- Hybrid Parallel Architectures;
- **Memory System and Vector Processing Units;**
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

# Memory System

- CPU Register: internal Processor Memory. Stores data or instruction to be executed;
- Cache: stores segments of programs currently being executed in the CPU and temporary data frequently needed in the present calculations;
- Main memory: only program and data currently needed by the processor resides in main memory;
- Auxiliary memory: devices that provides backup storage.

# Memory Hierarchy



# Cache Memory


- Cache Memory is employed in computer systems to compensate for the difference in speed between main memory access time and processor logic.
- Operating System controls the load of Data to Cache; such load can be guided by the developer

# Cache Memory

- The Performance of cache memory is frequently measured in terms of hit ratio.
  - When the CPU refers to memory and finds the word in cache, it is said to produce a **hit**.
  - If the word is not found in cache, it is in main memory and it counts as a **miss**

# Locality

- Temporal locality: if an item was referenced, it will be referenced again soon (e.g. cyclical execution in loops);
- Spatial locality: if an item was referenced, items close to it will be referenced too (the very nature of every program – serial stream of instructions)




# Vectorization


- Scalar Code computes this one-element at a time.
- Vector (or SIMD) Code computes more than one element at a time. SIMD stands for **S**ingle **I**nstruction **M**ultiple **D**ata.

```
float *A, *B, *C;  
for(i=0;i<n;i++){  
    A[i] = B[i] + C[i];  
}
```

- Scalar



- SIMD



# Vectorization


- Vectorization
  - Loading data into cache accordingly;
  - Store elements on SIMD registers or vectors;
  - Apply the same operation to a set of Data at the same time;
  - Iterations need to be independent;
  - Usually on inner loops.

## Scalar loop

```
for (int i = 0; i < N; i++)  
    c[i] = a[i] + b[i];
```


## SIMD loop (4 elements)

```
for (int i = 0; i < N; i += 4)  
    c[i:4] = a[i:4] + b[i:4];
```





# Past, present, and future of Intel SIMD types



# Intel® AVX2/IMCI/AVX-512 differences

	Intel® Initial Many Core Instructions <b>IMCI</b>	Intel® Advanced Vector Extensions 2 <b>AVX2</b>	Intel® Advanced Vector Extensions 512 <b>AVX-512</b>
<b>Introduction</b>	2012	2013	2015
<b>Products</b>	Knights Corner	Haswell, Broadwell	Knights Landing, future Intel® Xeon® and Xeon® Phi™ products
<b>Register file</b>	SP/DP/int32/int64 data types 32 x 512-bit SIMD registers 8 x 16-bit mask registers	SP/DP/int32/int64 data types 16 x 256-bit SIMD registers No mask registers (instr. blending)	SP/DP/int32/int64 data types 32 x 512-bit SIMD registers 8 x (up to) 64-bit mask
<b>ISA features</b>	Not compatible with AVX*/SSE* No unaligned data support Embedded broadcast/cvt/swizzle MVEX encoding	Fully compatible with AVX/SSE* Unaligned data support (penalty) VEX encoding	Fully compatible with AVX*/SSE* Unaligned data support (penalty) Embedded broadcast/rounding EVEX encoding
<b>Instruction features</b>	Fused multiply-and-add (FMA) Partial gather/scatter Transcendental support	Fused multiply-and-add (FMA) Full gather	Fused multiply-and-add (FMA) Full gather/scatter Transcendental support (ERI only) Conflict detection instructions PFI/BWI/DQI/VLE (if applies)



# AVX-512

- AVX512-F: similar to the core feature set of the AVX2 instruction set, with the difference of wider registers, and more double precision and integer support;
- AVX512-CD ("Conflict Detection");
- AVX512-ER ("Exponential and Reciprocal" )
- AVX512-PF ("prefetch")


# Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- **Intel Architectures;**
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.


# Intel Xeon Architecture Overview



# Intel® Xeon Phi™ Architecture Overview



# Knights Landing (KNL)



# Knights Landing (KNL)

- KNL Knights Landing has 72 cores;
- Each one has an L1 cache;
- Pairs of cores are organized into tiles with a slice of the L2 cache symmetrically shared between the two cores;
- All caches are kept coherent;
- Two VPU (Vector Processing Units) per core;




# Cluster modes

## One single space address

### Hemisphere:

the tiles are divided into two parts called hemisphere


Node 0



### Quadrant:

tiles are divided into two parts called hemisphere or into four parts called quadrants

Node 0




# Cluster modes

Cache data are isolated in each sub numa domain


## SNC-2:

the tiles are  
divided into two  
Numa Nodes




## SNC-4:

the tiles are  
divided into two  
Numa Nodes




# Knights Landing Integrated On-Package Memory

Multi-Channel DRAM (High-bandwidth memory)



# Integrated On-Package Memory Usage Models

Model configurable at boot time and software exposed through NUMA



Split Options:  
25/75% or 50/50%

Cache Model	Flat Model	Hybrid Model
Hardware automatically manages the MCDRAM as a “L3 cache” between CPU and ext DDR memory	Manually manage how the app uses the integrated on-package memory and external DDR for peak perf	Harness the benefits of both Cache and Flat models by segmenting the integrated on-package memory
<ul style="list-style-type: none"><li>▪ App and/or data set is very large and will not fit into MCDRAM</li><li>▪ Unknown or unstructured memory access behavior</li></ul>	<ul style="list-style-type: none"><li>▪ App or portion of an app or data set that can be, or is needed to be “locked” into MCDRAM so it doesn’t get flushed out</li></ul>	<ul style="list-style-type: none"><li>▪ Need to “lock” in a relatively small portion of an app or data set via the Flat model</li><li>▪ Remaining MCDRAM can then be configured as Cache</li></ul>

# Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- **Profiling;**
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- Examples.

# Intel Advisor


- Evaluate multi-threading parallelization
- Intel® Advisor XE
  - ❑ Performance modeling using several frameworks for multi-threading in processors and co-processors:
    - OpenMP, Intel® Cilk™ Plus, Intel® Threading Building Blocks
    - C, C++, Fortran (OpenMP only) and C# (Microsoft TPL)
  - ❑ Identify parallel opportunities
    - Detailed information about vectorization;
    - Check loop dependencies;
  - ❑ Scalability prediction: amount of threads/performance gains
  - ❑ Correctness (deadlocks, race conditions)



# Intel Advisor

- Survey Target;
  - Vectorization of loops: detailed information about vectorization;
  - Total Time: elapsed time on each loop considering the time involved in internal loops;
  - Self Time: elapsed time on each loop not considering the time involved in internal loops;
- Find Trip Counts;
  - Analysis to identify how many time particular loops run;
- Check Dependencies;
  - Analysis it there are many loop-carried dependencies;
- Check Memory Access Patterns.
  - Analysis to identify how your code is iterating with memory.

# Advisor – New Project





# Advisor - Analysis

The screenshot shows the Advisor - Analysis interface. The top menu bar includes File, View, and Help. The toolbar contains various icons for file operations and analysis. The main window is divided into two panels: Vectorization Workflow and Threading Workflow. The Vectorization Workflow is active, showing a summary of predicted parallel behavior. The summary includes a table with columns for Summary, Survey Report, Refinement Reports, and Annotation Report. The Vectorization Workflow is currently in Batch mode (OFF). The workflow steps are:

- 1. Survey Target
  - Collect (highlighted with a red circle and an arrow pointing to the text "Collect Profiling Information")
- 1.1 Find Trip Counts
  - Collect (highlighted with a red circle and an arrow pointing to the text "Obtain the amount of times a marked loop is executed")
- Mark Loops for Deeper Analysis
  - Select loops in the Survey Report for Dependencies and/or Memory Access Patterns analysis.
  - There are no marked loops --
- 2.1 Check Dependencies
  - Collect (highlighted with a red circle and an arrow pointing to the text "Verify if a marked loop has dependencies between iterations")
  - Nothing to analyze --
- 2.2 Check Memory Access Patterns
  - Collect (highlighted with a red circle and an arrow pointing to the text "Obtain the stride distribution of marked loops")
  - Nothing to analyze --

# Advisor – Survey Target

Summary

Survey Report

Refinement Reports

Annotation Report

Function Call Sites and Loops

Vector Issues

Self Time

Total Time

Type

Vectorized Loops

Vec... Efficiency

Gai... VL (Vector Length)

Compiler Estimated Gain

Instruction Set Analysis

[loop in main at vec.c:50]

2 Inefficient memory access patterns present

0.730s

0.730s

Vectorized (Body)

AVX2

2.20x

16

2.20x

Extracts; Type Conversions

[loop in main at vec.c:63]

2 Data type conversions present

0.680s

0.680s

Vectorized Versions

AVX

5.71x

2; 8

<5.71x

Extracts; Inserts; Type Conversions

[loop in main at vec.c:55]

1 Data type conversions present

0.490s

0.490s

Vectorized (Body)

AVX2

5.79x

8

5.79x

Extracts; Inserts; Type Conversions

Source

Top Down

Loop Analytics

Loop Assembly

Recommendations

Compiler Diagnostic Details

File: vec.c:50 main

Line

Source

Total Time

%

Loop Time

%

Traits

36

randV=0;

37

38

a = (double\*) mm\_malloc(msize \* msize \* sizeof(double), 64);

39

b = (double\*) mm\_malloc(msize \* msize \* sizeof(double), 64);

40

c = (double\*) mm\_malloc(msize \* msize \* sizeof(double), 64);

41

42

srand(time(NULL));

43

randV=rand();

44

randV=randV\*0.11;

45

printf("randV %f\n", randV);

46

47

48

for(j=0; j<10000; j++) {

1,899.980m

49

50

for(i=0; i<40000; i++) {

729.970ms

51

aosobj[i].x=i + randV;

229.961ms

Extracts; Type Conversions

52

aosobj[i].y=i\*i+ randV;

290.000ms

Extracts; Type Conversions

53

aosobj[i].z=i\*i+ randV;

210.009ms

Extracts; Type Conversions

54

}

55

for(i=0; i<40000; i++) {

490.029ms

56

soaobj.x[i]=i+i+ randV;

30.003ms

Extracts; Inserts; Type Conversions

57

soaobj.y[i]=i-i+ randV;

129.997ms

Type Conversions

58

soaobj.z[i]=i\*i+ randV;

40.001ms

Extracts; Inserts; Type Conversions

59

}

60

randV=rand();

Type Conversions

61

randV=randV\*0.11;

62

63

for(i=0; i<40000; i++) {

679.985ms

64

aosobj[i].x= aosobj[i].y+ aosobj[i].z + randV;

9.999ms

Extracts; Inserts; Type Conversions

65

}

489.987ms

66

67

for(i=0; i<40000; i++) {

68

69

soaobj.x[i]= soaobj.y[i]+ soaobj.z[i] + randV;

Extracts; Inserts; Type Conversions

70

}

179.999ms

71

}

# Advisor – Survey Target

Instruction Set Analysis					⏪
Traits	Data Types	Number of Vector Registers	Vector Widths	Instruction Sets	
Extracts; Type Conversions	Float32; Float64; Int32; UIn...	15	128/256	AVX; AVX2	
Extracts; Inserts; Type Conversions	Float32; Float64	14; 15	128; 256	AVX	
Extracts; Inserts; Type Conversions	Float32; Float64; Int32; UIn...	16	256	AVX; AVX2	

Advanced					⏪	⏩
Transformations	Unroll Factor	Vectorization Details	Optimization Details	Location		
				vec.c:50		
Fused; Unrolled	4		LOOP WAS DISTRIBUTED, CHUNK 1; LOOP WAS DISTRIBUTED, C...	vec.c:63		
				vec.c:55		

# Advisor – Memory Access Patterns

**Vectorization Workflow** | **Threading Workflow**

OFF | Batch mode

**1. Survey Target**

► Collect

**1.1 Find Trip Counts**

► Collect

**Mark Loops for Deeper Analysis**

Select loops in the Survey Report for Dependencies and/or Memory Access Patterns analysis.

4 loops are marked

**2.1 Check Dependencies**

► Collect

**2.2 Check Memory Access Patterns**

► Collect

**Check memory access patterns in your application**

Elapsed time: 1.90s | Vectorized | Not Vectorized | FILTER: All Modules

Summary | Survey Report | Refinement Reports | Annotation Report

Site Location	Loop-Carried Dependencies	Strides Distribution	Access Pattern	Site Name
[loop in main at vec.c:50]	No information available	0% / 100% / 0%	All const strides	loop_site_7
[loop in main at vec.c:55]	No information available	100% / 0% / 0%	All unit strides	loop_site_4
[loop in main at vec.c:63]	No information available	0% / 100% / 0%	All const strides	loop_site_8
[loop in main at vec.c:63]	No information available	0% / 100% / 0%	All const strides	loop_site_9

**Memory Access Patterns Report** | Dependencies Report | Recommendations

ID	Stride	Type	Source	Site Name	Nested Func
P1	48	Constant stride	vec.c:51	loop_site_7	
<pre>49 50 for(i=0; i&lt;40000; i++) { 51   aosobj[i].x=i + randV; 52   aosobj[i].y=i*i+ randV; 53   aosobj[i].z=i+i+ randV; 54 }</pre>					
P2	48	Constant stride	vec.c:52	loop_site_7	
<pre>50 for(i=0; i&lt;40000; i++) { 51   aosobj[i].x=i + randV; 52   aosobj[i].y=i*i+ randV; 53   aosobj[i].z=i+i+ randV; 54 }</pre>					
P3	48	Constant stride	vec.c:53	loop_site_7	
<pre>51   aosobj[i].x=i + randV; 52   aosobj[i].y=i*i+ randV; 53   aosobj[i].z=i+i+ randV; 54 } 55 for(i=0; i&lt;40000; i++) {</pre>					
P6		Parallel site information	vec.c:50	loop_site_7	
<pre>48 for(j=0; j&lt;10000; j++) { 49 50 for(i=0; i&lt;40000; i++) { 51   aosobj[i].x=i + randV; 52   aosobj[i].y=i*i+ randV;</pre>					

Random-Stride

Constant-Stride

Unit-Stride

# Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- **Optimizing Memory Access;**
- Auto Vectorization;
- Guided Vectorization;
- Examples.

# Stride (array elements)

- Stride:
  - Step size between consecutive access of array elements;
- Strided access with stride  $k$  means touching every  $k$ th memory element
  - Unit Stride :
    - ❑ Sequential access (0, 1, 2, 3, 4, 5, 6, ...)
  - Non-unit stride
    - ❑ Constant Stride =
      - 2 is (0, 2, 4, 6, 8, ...)
    - ❑  $k$  is (0,  $k$ ,  $2k$ ,  $3k$ ,  $4k$ , ...)
    - ❑ Random Access;
- Strides  $> 1$  commonly found in multidimensional data
  - Row accesses (stride= $N$ ) & diagonal accesses (stride= $N+1$ )
  - Scientific computing (e.g., matrix multiplication)

# Padding

- Data structures may have members with different sizes.
- To maintain proper alignment the translator normally inserts additional unnamed data members so that each member is properly aligned.
- Example:

```
struct stu_a {  
    int i;  
    char c;  
};
```

- Actual size 4+1 (5)



- After Padding size 4+4 (5)



- ...

# Padding

- Vectorization more efficient with unit strides
  - Non-unit strides will generate gather/scatter
  - Unit strides also better for data locality

Demo: padd.c

icc padd.c -o padd

./padd



# Data layout

- AoS vs SoA (Array of Structures vs Structure of Arrays)
  - Layout your data as Structure of Arrays (SoA)

```
// Array of Structures (AoS)
struct coordinate {
    float x, y, z;
} crd[N];

...
for (int i = 0; i < N; i++)
    ... = ... f(crd[i].x, crd[i].y,
crd[i].z);
```

Consecutive elements in memory



```
// Structure of Arrays (SoA)
struct coordinate {
    float x[N], y[N], z[N];
} crd;

...
for (int i = 0; i < N; i++)
    ... = ... f(crd.x[i], crd.y[i],
crd.z[i]);
```

Consecutive elements in memory




# Data Alignment

How to...	Syntax	Semantics
...align data	<pre>void* _mm_malloc(int size, int n) void* _mm_free(int size)</pre>	Allocate memory on heap aligned to $n$ byte boundary.
	<pre>int posix_memalign     (void **p, size_t n, size_t size)</pre>	
	<pre>__declspec(align(n)) array</pre>	Alignment for variable declarations.
...tell the compiler about it	<pre>#pragma vector aligned</pre>	Vectorize assuming all array data accessed are aligned (may cause fault otherwise).
	<pre>__assume_aligned(array, n)</pre>	Compiler may assume array is aligned to $n$ byte boundary.

# Loop Splitting

- Loop Splitting
  - Set of techniques to breaking the loop into multiple loops which have the same body, but iterate over different contiguous portions of the index range.
    - ❑ Body
    - ❑ Peel Loop: beginning of loop
    - ❑ Remainder Loop: end of loop
- Loop Unrolling
  - Execute a set of iterations as a single iteration;


# Vectorization with multi-version loops



# Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- **Auto Vectorization;**
- Guided Vectorization;
- Examples.

# Vectorization on Intel® compilers



# Auto vectorization

- Relies on the compiler for vectorization
  - No source code changes
  - Enabled with `-vec` compiler knob (default in `-O2` and `-O3` modes)
- Compiler smart enough to apply loop transformations
  - It will allow to vectorize more loops

Option	Description
<code>-O0</code>	Disables all optimizations.
<code>-O1</code>	Enables optimizations for speed which are know to not cause code size increase.
<code>-O2/-O</code> (default)	Enables intra-file interprocedural optimizations for speed, including: <ul style="list-style-type: none"><li>• <b>Vectorization</b></li><li>• <b>Loop unrolling</b></li></ul>
<code>-O3</code>	<b>Performs O2 optimizations and enables more aggressive loop transformations such as:</b> <ul style="list-style-type: none"><li>• <b>Loop fusion</b></li><li>• <b>Block unroll-and-jam</b></li><li>• <b>Collapsing IF statements</b></li></ul> <p>This option is recommended for applications that have loops that heavily use floating-point calculations and process large data sets. However, it might incur in slower code, numerical stability issues, and compilation time increase.</p>

# Vectorization: target architecture options

Option	Description
<code>-mmic</code>	Builds an application that runs natively on Intel® MIC Architecture.
<code>-xfeature</code> <code>-xHost</code>	<p>Tells the compiler which processor features it may target, referring to which instruction sets and optimizations it may generate (not available for Intel® Xeon Phi™ architecture). Values for <i>feature</i> are:</p> <ul style="list-style-type: none"><li>• <b>COMMON-AVX512</b> (includes AVX512 FI and CDI instructions)</li><li>• <b>MIC-AVX512</b> (includes AVX512 FI, CDI, PFI, and ERI instructions)</li><li>• <b>CORE-AVX512</b> (includes AVX512 FI, CDI, BWI, DQI, and VLE instructions)</li><li>• <b>CORE-AVX2</b></li><li>• <b>CORE-AVX-I</b> (including RDRND instruction)</li><li>• <b>AVX</b></li><li>• <b>SSE4.2, SSE4.1</b></li><li>• <b>ATOM_SSE4.2, ATOM_SSSE3</b> (including MOVBE instruction)</li><li>• <b>SSSE3, SSE3, SSE2</b></li></ul> <p><b>When using <code>-xHost</code>, the compiler will generate instructions for the highest instruction set available on the compilation host processor.</b></p>
<code>-axfeature</code>	Tells the compiler to generate multiple, feature-specific auto-dispatch code paths for Intel® processors if there is a performance benefit. Values for <i>feature</i> are the same described for <code>-xfeature</code> option. Multiple features/paths possible, e.g.: <code>-axSSE2,AVX</code> . It also generates a baseline code path for the default case.



# Auto vectorization: not all loops will vectorize

- Data dependencies between iterations
  - Proven Read-after-Write data (i.e., loop carried) dependencies
  - Assumed data dependencies

❑ Aggressive optimizations

RaW dependency

```
for (int i = 0; i < N; i++)  
    a[i] = a[i-1] + b[i];
```

- Vectorization won't be efficient
  - Compiler estimates how better the vectorized version will be
  - Affected by data alignment, data layout, etc.

Inefficient vectorization

```
for (int i = 0; i < N; i++)  
    a[c[i]] = b[d[i]];
```

- Unsupported loop structure
  - While-loop, for-loop with unknown number of iterations
  - Complex loops, unsupported data types, etc.
  - (Some) function calls within loop bodies

Function call within loop body

```
for (int i = 0; i < N; i++)  
    a[i] = foo(b[i]);
```

# Validating vectorization

- Generate compiler report about optimizations

`-qopt-report [=n]`      Generate report (level [1..6], default 2)

```
LOOP BEGIN at gas_dyn2.f90(193,11) inlined into gas_dyn2.f90(4326,31)
  remark #15300: LOOP WAS VECTORIZED
  remark #15448: unmasked aligned unit stride loads: 1
  remark #15450: unmasked unaligned unit stride loads: 1
  remark #15475: --- begin vector loop cost summary ---
  remark #15476: scalar loop cost: 53
  remark #15477: vector loop cost: 14.870
  remark #15478: estimated potential speedup: 2.520
  remark #15479: lightweight vector operations: 19
  remark #15481: heavy-overhead vector operations: 1
  remark #15488: --- end vector loop cost summary ---
  remark #25456: Number of Array Refs Scalar Replaced In Loop: 1
  remark #25015: Estimate of max trip count of loop=4
LOOP END
```

Vectorized loop

```
LOOP BEGIN at gas_dyn2.f90(2346,15)
  remark #15344: loop was not vectorized: vector dependence prevents vectorization
  remark #15346: vector dependence: assumed OUTPUT dependence between IOLD line 376 and IOLD line 354
  remark #25015: Estimate of max trip count of loop=3000001
LOOP END
```

Non-vectorized loop

# Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- **Guided Vectorization;**
- Examples.

# Intel® compiler directives for vectorization

Directive	Clause	Description
<code>ivdep</code>		Instructs the compiler to ignore assumed vector dependencies.
<code>vector</code>	<code>always</code>	Force vectorization even when it might be not efficient.
	<code>[un]aligned</code>	Use [un]aligned data movement instructions for all array vector references.
	<code>[non]temporal(var1[, ...])</code>	Do or do not generate non-temporal (streaming) stores for the given array variables. On Intel® MIC architecture, generates a cache-line-evict instruction when the store is known to be aligned.
	<code>[no]vecremainder</code>	Do (not) vectorize the remainder loop when the main loop is vectorized.
	<code>[no]mask_readwrite</code>	Enables/disables memory speculation causing the generation of [non-]masked loads and stores within conditions.

# Intel® compiler directives for vectorization

Directive	Clause	Description
<code>ivdep</code>		Instructs the compiler to ignore assumed vector dependencies.
<code>simd</code>	<code>vectorlength(n1[,...])</code> <code>vectorlengthfor(dtype)</code>	Assume safe vectorization for the given vector length values or data type.
	<code>private(var1[,...])</code> <code>firstprivate(var1[,...])</code> <code>lastprivate(var1[,...])</code>	Which variables are private to each iteration; <i>firstprivate</i> , initial value is broadcasted to all private instances; <i>lastprivate</i> , last value is copied out from the last instance.
	<code>linear(var1:step1[,...])</code>	Letting know the compiler that <i>var1</i> is incremented by <i>step1</i> on every iteration of the original loop.
	<code>reduction(oper:var1[,...])</code>	Which variables are reduction variables with a given operator.
	<code>[no]assert</code>	Warning or error when vectorization fails.
	<code>[no]vecremainder</code>	Do (not) vectorize the remainder loop when the mail loop is vectorized.

# Guided vectorization: disambiguation hints

- Assume function arguments won't be aliased
  - C/C++: Compile with `-fargument-noalias`
- C99 “restrict” keyword for pointers
  - Compile with `-restrict` otherwise

```
void v_add(float *restrict c,  
           float *restrict a,  
           float *restrict b)  
{  
    for (int i = 0; i < N; i++)  
        c[i] = a[i] + b[i];  
}
```

```
void v_add(float *c, float *a, float *b)  
{  
    for (int i = 0; i < N; i++)  
        c[i] = a[i] + b[i];  
}
```

# Guided vectorization:

- `#pragma simd` or `#pragma ivdep`
  - Force loop vectorization ignoring **all** dependencies
    - ❑ Additional clauses for specify reductions, etc.

```
void v_add(float *c, float *a, float *b)
{
    #pragma simd
    for (int i = 0; i < N; i++)
        c[i] = a[i] + b[i];
}
```

SIMD loop

```
__declspec(vector)
void v_add(float c, float a, float b)
{
    c = a + b;
}

...
for (int i = 0; i < N; i++)
    v_add(C[i], A[i], B[i]);
```

SIMD function

# Agenda

- Hybrid Parallel Architectures;
- Memory System and Vector Processing Units;
- Intel Architectures;
- Profiling;
- Optimizing Memory Access;
- Auto Vectorization;
- Guided Vectorization;
- **Examples.**



# Matrix Multiplication - Serial

```
void multiply(int msize, int tid, int numt, TYPE a[][NUM], TYPE
b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
{

int i,j,k;
    for(i=0; i<msize; i++) {
        for(k=0; k<msize; k++) {
            for(j=0; j<msize; j++) {
                c[i][j] = c[i][j] + a[i][k] * b[k][j];
            }
        }
    }
}
```

# Matrix Multiplication

Function Call Sites and Loops	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?
[loop in multiply3 at multiply.c:228]	2 Assume...	0.170s	0.170s	Scalar	vector dependence prevents vectorization
[loop in _libc_csu_init]		0.000s	0.000s	Scalar	
[loop in _INTERNAL_16_offload_host_cpp_ad92...]		0.000s	0.000s	Scalar	
[loop in func@0x5b810]	2 Data typ...	0.000s	0.000s	Scalar	
[loop in main at matrix.c:144]	2 Data typ...	0.000s	0.000s	Scalar	inner loop was already vectorized
[loop in multiply3 at multiply.c:227]	2 Assume...	0.000s	0.170s	Scalar	vector dependence prevents vectorization
[loop in multiply3 at multiply.c:226]	2 Assume...	0.000s	0.170s	Scalar	vector dependence prevents vectorization
[loop in main at matrix.c:144]	1 Data typ...	0.000s	0.000s	Vectorized (B...	

Source

Top Down

Loop Analytics

Loop Assembly

Recommendations




Compiler Diagnostic Details

File: multiply.c:228 multiply3

Line	Source
218	void multiply3(int msize, int tid, int numt, TYPE a[][NUM], TYPE b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
219	{
220	
221	//#pragma omp target device(0) map(a[0:NUM][0:NUM]) \
222	//map(b[0:NUM][0:NUM]) map(c[0:NUM][0:NUM])
223	//{
224	int i,j,k;
225	// #pragma omp parallel for collapse (2) //num threads(60)
226	for(i=0; i<msize; i++) {
	[loop in multiply3 at multiply.c:226] Scalar loop. Not vectorized: vector dependence prevents vectorization No loop transformations applied
227	for(k=0; k<msize; k++) {
	[loop in multiply3 at multiply.c:227] Scalar loop. Not vectorized: vector dependence prevents vectorization Remainder loop
228	for(j=0; j<msize; j++) {
	[loop in multiply3 at multiply.c:228] Scalar loop. Not vectorized: vector dependence prevents vectorization Loop was unrolled by 2
229	c[i][j] = c[i][j] + a[i][k] * b[k][j];
230	}
231	}
232	}
233	//}
234	}
235	

# Matrix Multiplication


- Check dependency analysis shows that it is safe to enforce the vectorization of this loop

Site Location	Loop-Carried Dependencies	Strides Distribution	Access Pattern	Site Name
 [loop in multiply0 at multiply.c:1..	No information available	50% / 50% / 0%	Mixed strides	loop_site_42
 [loop in multiply3 at multiply.c:2..	 No dependencies found	No information available	No information available	loop_site_34



Memory Access Patterns Report

Dependencies Report

 Recommendations


  

**Problems and Messages**

ID		Type	Site Name	Sources	Modules	State
P1		Parallel site information	loop_site_34	multiply.c	matrix.icc	✓ Not a problem

**Parallel site information: Code Locations**

ID	Instruction Address	Description	Source	Function	Variable references	Module	State
 X1	0x40302e	Parallel site	multiply.c:228	multiply3		matrix.icc	✓ Not a problem

```
226     for(i=0; i<msize; i++) {
227         for(k=0; k<msize; k++) {
228             for(j=0; j<msize; j++) {
229                 c[i][j] = c[i][j] + a[i][k] * b[k][j];
230             }
```

# Matrix Multiplication - vectorized

```
void multiply(int msize, int tid, int numt, TYPE a[][NUM], TYPE  
b[][NUM], TYPE c[][NUM], TYPE t[][NUM])  
{
```

```
    int i,j,k;  
    for(i=0; i<msize; i++) {  
        for(k=0; k<msize; k++) {  
            #pragma simd  
            for(j=0; j<msize; j++) {  
                c[i][j] = c[i][j] + a[i][k] * b[k][j];  
            }  
        }  
    }  
}
```

# Matrix Multiplication

Function Call Sites and Loops	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops		
						Vec...	Efficiency	Gain E...
[loop in multiply4 at multiply.c:245]		0.460s	0.460s	Vectorized (B...		AVX2	~100%	4.24x
[loop in multiply4 at multiply.c:243]		0.010s	0.470s	Scalar				
[loop in __libc_csu_init]		0.000s	0.000s	Scalar				
[loop in _INTERNAL_16_offload_host_cpp_ad92...		0.000s	0.000s	Scalar				
[loop in func@0x5b810]	3 Data typ...	0.000s	0.000s	Scalar				
[loop in func@0x54bf0]	1 System ...	0.000s	0.000s	Scalar				

Source
Top Down
Loop Analytics
Loop Assembly
Recommendations
Compiler Diagnostic Details

File: multiply.c:245 multiply4

Line	Source
229	<code>c[i][j] = c[i][j] + a[i][k] * b[k][j];</code>
230	<code>}</code>
231	<code>}</code>
232	<code>}</code>
233	<code>/**</code>
234	<code>*/</code>
235	<code></code>
236	<code>void multiply4(int msize, int tid, int numt, TYPE a[][NUM], TYPE b[][NUM], TYPE c[][NUM], TYPE t[][NUM])</code>
237	<code>{</code>
238	<code>    //loop vectorization with pragma omp simd</code>
239	<code></code>
240	<code>    int i,j,k;</code>
241	<code>    // #pragma omp parallel for collapse (2) //num threads(60)</code>
242	<div> <div>for(i=0; i&lt;msize; i++) {</div> <div> [loop in multiply4 at multiply.c:242]  Scalar loop. Not vectorized: inner loop was already vectorized  No loop transformations applied </div> </div>
243	<div> <div>for(k=0; k&lt;msize; k++) {</div> <div> [loop in multiply4 at multiply.c:243]  Scalar loop  No loop transformations applied </div> </div>
244	<code>    #pragma omp simd</code>
245	<div> <div>for(j=0; j&lt;msize; j++) {</div> <div> [loop in multiply4 at multiply.c:245]  Vectorized AVX; FMA loop processes Float64 data type(s) and includes FMA  Loop was unrolled by 4  [loop in multiply4 at multiply.c:245]  Scalar peeled loop [not executed]  Loop was unrolled by 4  [loop in multiply4 at multiply.c:245]  Vectorized AVX; FMA remainder loop [not executed] processes Float64 data type(s) and includes FMA  No loop transformations applied  [loop in multiply4 at multiply.c:245]  Scalar remainder loop [not executed]  No loop transformations applied </div> </div>

# Example

- Particle Binning Problem[1]
- Optimizations:
  - Automatic Vectorization
  - Data Alignment

[1] <http://colfaxresearch.com/optimization-techniques-for-the-intel-mic-architecture-part-2-of-3-strip-mining-for-vectorization/>

# Particle Binning - Serial

```
for (int i = 0; i < inputData.numDataPoints; i++) {  
  
    // Transforming from cylindrical to Cartesian coordinates:  
    const FTYPE x = inputData.r[i]*COS(inputData.phi[i]);  
    const FTYPE y = inputData.r[i]*SIN(inputData.phi[i]);  
  
    // Calculating the bin numbers for these coordinates:  
    const int iX = int((x - xMin)*binsPerUnitX);  
    const int iY = int((y - yMin)*binsPerUnitY);  
  
}
```

# Particle Binning - Serial

Summary Survey Report Refinement Reports Annotation Report

⚠ Some target modules do not contain debug information  
Suggestion: enable debug information for relevant modules.

1 of 2

Function Call Sites and Loops	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops			Instruction Set Analysis				Advanced	Location
						Vector ISA	Efficiency	Gain Estimate	VL ...	Traits	Data ...	Num.		
loop in BinParticlesReference at Binning.cc:68	2 Data type conversions present	7.830s	7.830s	Scalar	loop control variable w...					FMA; Type Conversi...	Float32	7		Binning.cc:68
loop in main at Binning.cc:68	3 Assumed dependency present	0.820s	0.820s	Scalar	vector dependence pre...					FMA; Type Conversi...	Float32	7		Binning.cc:68
loop in main\$omp\$parallel_for@519 at Binning.cc:520		0.360s	0.360s	Vectorized+Threaded (Body)		AVX	100%	9.00x	8	NT-stores	Float32	1		Binning.cc:520
loop in memset		0.010s	0.010s	Scalar								0		
loop in memcpy		0.010s	0.010s	Scalar								0		
loop in main at Binning.cc:591		0.000s	7.830s	Scalar	exception handling for ...					Divisions	Float64	7		Binning.cc:591
loop in main at Binning.cc:528	1 Ineffective peeled/remainder loop(s) present	n/a	n/a	Remainder Completely Un...	vectorization possible b...								Contains Co...	Binning.cc:528

Source Top Down Loop Analytics Loop Assembly Recommendations Compiler Diagnostic Details

File: Binning.cc:68 BinParticlesReference

Line	Source	Total Time	%	Loop Time	%	Traits
63	void BinParticlesReference(const InputDataType & inputData, BinsType & outputBins) {					
64						
65	// Reference implementation: scalar, serial code without optimization					
66						
67	// Loop through all particle coordinates					
68	for (int i = 0; i < inputData.numDataPoints; i++) {	3.170s		16.530s		
69						
70	// Transforming from cylindrical to Cartesian coordinates:					
71	const FTYPE x = inputData.r[i]*COS(inputData.phi[i]);	7.980s				
72	const FTYPE y = inputData.r[i]*SIN(inputData.phi[i]);					
73						
74	// Calculating the bin numbers for these coordinates:					
75	const int ix = int((x - xMin)*binsPerUnitX);	0.080s				Type Conver...
76	const int iy = int((y - yMin)*binsPerUnitY);	3.550s				Type Conver...
77						
78	// Incrementing the appropriate bin in the counter:					
79	outputBins[ix][iy]++;	1.750s				FMA
80	}					
81						
82	}					
83						
84						



# Particle Binning - Vectorized

```
for (int ii = 0; ii < inputData.numDataPoints; ii += STRIP_WIDTH) {
```

```
    int iX[STRIP_WIDTH];
```

```
    int iY[STRIP_WIDTH];
```

```
    const FTYPE* r = &(inputData.r[ii]);
```

```
    const FTYPE* phi = &(inputData.phi[ii]);
```

```
    // Vector loop
```

```
    for (int c = 0; c < STRIP_WIDTH; c++) {
```

```
        // Transforming from cylindrical to Cartesian coordinates:
```

```
        const FTYPE x = r[c]*COS(phi[c]);
```

```
        const FTYPE y = r[c]*SIN(phi[c]);
```

```
        // Calculating the bin numbers for these coordinates:
```

```
        iX[c] = int((x - xMin)*binsPerUnitX);
```

```
        iY[c] = int((y - yMin)*binsPerUnitY);
```

```
    }
```

```
}
```

# Particle Binning - Vectorized

Function Call Sites and Loops	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops			Instruction Set Analysis			Advanced	Location
						Vector ISA	Efficiency	Gain Estimate	VL ...	Traits	Data ...	Num.	
❏ [loop in main at Binning.cc:68]	⚠ 3 Assumed dependency present	0.880s	0.880s	Scalar	❏ vector dependence pre...					FMA; Type Conversi...	Float32	7	Binning.cc:68
❏ [loop in BinParticles_3 at Binning.cc:173]	⚠ 1 Potential underutilization of FMA instructions	0.850s	1.420s	Scalar	❏ inner loop was already ...							9	Binning.cc:173
❏ [loop in BinParticles_3 at Binning.cc:182]	⚠ 1 Data type conversions present	0.570s	0.570s	Vectorized (Body)		AVX2	100%	17.64x	8	FMA; Type Conversi...	Float32	9	Binning.cc:182
⚙ [loop in main\$omp\$parallel_for\$519 at Binning.cc:520]		0.359s	0.359s	Vectorized+Threaded (Body)		AVX	100%	9.00x	8	NT-stores	Float32	1	Binning.cc:520
❏ [loop in operator new]		0.010s	0.010s	Scalar								0	
❏ [loop in memcmp]		0.010s	0.010s	Scalar								0	
❏ [loop in main at Binning.cc:591]		0.000s	1.420s	Scalar	❏ exception handling for ...					Divisions	Float64	8	Binning.cc:591
❏ [loop in main at Binning.cc:528]	⚠ 1 Ineffective peeled/remainder loop(s) present	n/a	n/a	Remainder Completely Un...	❏ vectorization possible b ...								Contains Co... Binning.cc:528

Source	Top Down	Loop Analytics	Loop Assembly	Recommendations	Compiler Diagnostic Details	
File: Binning.cc:68 main						
Line	Source	Total Time	%	Loop Time	%	Traits
169	threadPrivateBins[i][i] = 0;					
170						
171	// Loop through all bunches of particles					
172	//#pragma omp for					
173	for (int ii = 0; ii < inputData.numDataPoints; ii += STRIP_WIDTH) {	0.050s		4.250s		
174						
175	int ix[STRIP_WIDTH];					
176	int iy[STRIP_WIDTH];					
177						
178	const FTYPE* r = &(inputData.r[ii]);	0.010s				
179	const FTYPE* phi = &(inputData.phi[ii]);					
180						
181	// Vector loop					
182	for (int c = 0; c < STRIP_WIDTH; c++) {	0.060s		3.400s		
	[Loop in BinParticles_3 at Binning.cc:182]					
	Vectorized AVX; FMA loop processes Float32; Int32 data type(s) and includes FMA; Type Conversions					
	Loop stmts were reordered					
183	// Transforming from cylindrical to Cartesian coordinates:					
184	const FTYPE x = r[c]*COS(phi[c]);					
185	const FTYPE y = r[c]*SIN(phi[c]);	3.040s				

# Particle Binning - Data Alignment

```
for (int ii = 0; ii < inputData.numDataPoints; ii += STRIP_WIDTH) {
```

```
    int iX[STRIP_WIDTH] __attribute__((aligned(64)));
```

```
    int iY[STRIP_WIDTH] __attribute__((aligned(64)));
```

```
    const FTYPE* r = &(inputData.r[ii]);
```

```
    const FTYPE* phi = &(inputData.phi[ii]);
```

```
    // Vector loop
```

```
    #pragma vector aligned
```

```
    for (int c = 0; c < STRIP_WIDTH; c++) {
```

```
        // Transforming from cylindrical to Cartesian coordinates:
```

```
        const FTYPE x = r[c]*COS(phi[c]);
```

```
        const FTYPE y = r[c]*SIN(phi[c]);
```

```
        // Calculating the bin numbers for these coordinates:
```








```
        iX[c] = int((x - xMin)*binsPerUnitX);
```

```
        iY[c] = int((y - yMin)*binsPerUnitY);
```

```
    }
```

```
}
```

# Particle Binning - Data Alignment

Function Call Sites and Loops	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops			Instruction Set Analysis			Advanced	Location
						Vector ISA	Efficiency	Gain Estimate	VL	Traits	Data ...	Num.	
 [loop in BinParticles_4 at Binning.cc:226]	1 Potential underutilization of FMA instructions	0.940s	1.470s	Scalar	inner loop was already ...							9	Binning.cc:226
 [loop in main at Binning.cc:68]	3 Assumed dependency present	0.900s	0.900s	Scalar	vector dependence pre...							7	Binning.cc:68
 [loop in BinParticles_4 at Binning.cc:236]	1 Data type conversions present	0.530s	0.530s	Vectorized (Body)		AVX2	100%	18.50x	8	FMA; Type Conversi...	Float32	9	Binning.cc:236
 [loop in main\$omp\$parallel_for\$519 at Binning.cc:520]		0.370s	0.370s	Vectorized+Threaded (Body)		AVX	100%	9.00x	8	FMA; Type Conversi...	Float32	1	Binning.cc:520
 [loop in memcmp]		0.010s	0.010s	Scalar						NT-stores	Float32	0	
 [loop in main at Binning.cc:591]		0.000s	1.470s	Scalar	exception handling for ...					Divisions	Float64	8	Binning.cc:591
 [loop in main at Binning.cc:528]	1 Ineffective peeled/remainder loop(s) present	n/a	n/a	Remainder Completely Un...	vectorization possible b...								Contains Co... Binning.cc:528

Source	Top Down	Loop Analytics	Loop Assembly	Recommendations	Compiler Diagnostic Details	
File: Binning.cc:226 BinParticles_4						
Line	Source	Total Time	%	Loop Time	%	Traits
232	const FTYPE* phi = &inputData.phi[i1];	0.010s				
233						
234	// Vector loop					
235	#pragma vector aligned					
236	for (int c = 0; c < STRIP_WIDTH; c++) { [loop in BinParticles_4 at Binning.cc:236] Vectorized AVX; FMA loop processes Float32; Int32 data type(s) and includes FMA; Type Conversions No loop transformations applied			3.250s		
237	// Transforming from cylindrical to Cartesian coordinates:					
238	const FTYPE x = r[c]*COS(phi[c]);	0.090s				
239	const FTYPE y = r[c]*SIN(phi[c]);	2.740s				
240						
241	// Calculating the bin numbers for these coordinates:					
242	ix[c] = int((x - xMin)*binsPerUnitX);	0.110s				FMA; Type C...
243	iy[c] = int((y - yMin)*binsPerUnitY);	0.310s				FMA; Type C...
244	}					
245						
246	// Scalar loop					
247	for (int c = 0; c < STRIP_WIDTH; c++)					
248	threadPrivateBins[ix[c]][iy[c]]++;	0.890s				

# Diffusion - Serial

Function Call Sites and Loops▲	🔥	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?
⌵ [loop in diffusion_baseline at diffusion_base.c:103]		💡 1 Potential..	0.000s[	10.530s	Scalar	❏ outer loop was not auto-vectorized: consider using SIMD ...
⌵ [loop in diffusion_baseline at diffusion_base.c:104]		💡 1 Potential..	0.010s[	10.450s	Scalar	❏ outer loop was not auto-vectorized: consider using SIMD ...
⌵ [loop in diffusion_baseline at diffusion_base.c:105]		💡 2 Assume...	0.130s[	10.370s	Scalar	❏ vector dependence: assumed dependence between lines
+ [loop in diffusion_baseline at diffusion_base.c:105]		💡 2 Assume...	0.000s[	0.080s[	Scalar Versions	❏ 1 vector dependence: assumed dependence between lines
⌵ [loop in diffusion_baseline at diffusion_base.c:107]		💡 2 Assume...	10.240s	10.240s	Scalar	❏ vector dependence: assumed dependence between lines
+ [loop in diffusion_baseline at diffusion_base.c:107]		💡 2 Assume...	0.070s[	0.070s[	Scalar Versions	❏ 1 vector dependence: assumed dependence between lines
⌵ [loop in diffusion_baseline at diffusion_base.c:107]		💡 2 Assume...	0.060s[	0.060s[	Scalar	❏ vector dependence: assumed dependence between lines

Source Top Down Loop Analytics Loop Assembly 🧠 Recommendations ❏ Compiler Diagnostic Details

File: diffusion\_base.c:107 diffusion\_baseline

Line	Source
97	void
98	diffusion_baseline(REAL *f1, REAL *f2, int nx, int ny, int nz,
99	REAL ce, REAL cw, REAL cn, REAL cs, REAL ct,
100	REAL cb, REAL cc, REAL dt,
101	int count) {
102	int i;
103	⊕ for (i = 0; i < count; ++i) {
104	⊕ for (int z = 0; z < nz; z++) {
105	⊕ for (int y = 0; y < ny; y++) {
106	#pragma simd
107	❏ for (int x = 0; x < nx; x++) {

🧠 [loop in diffusion\_baseline at diffusion\_base.c:107]  
Scalar loop. Vector dependence: assumed dependence between lines  
No loop transformations applied

🧠 [loop in diffusion\_baseline at diffusion\_base.c:107]  
Scalar loop. Vector dependence: assumed dependence between lines  
No loop transformations applied

🧠 [loop in diffusion\_baseline at diffusion\_base.c:107]  
Scalar loop. Vector dependence: assumed dependence between lines  
No loop transformations applied

🧠 [loop in diffusion\_baseline at diffusion\_base.c:107]  
Scalar loop. Vector dependence: assumed dependence between lines  
No loop transformations applied

🧠 [loop in diffusion\_baseline at diffusion\_base.c:107]  
Scalar loop. Vector dependence: assumed dependence between lines  
No loop transformations applied

# Diffusion - Vectorized

Potential inefficient memory access;

Function Call Sites and Loops▲	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops		
						Vec...	Efficiency	Gai...
[loop in diffusion_openmpv at diffusion_ompvect.c:106]	1 Potential..	0.640s	5.050s	Scalar	inner loop was already vectorized			
[loop in diffusion_openmpv at diffusion_ompvect.c:106]	1 Potential..	0.000s	0.060s	Scalar Versions	1 inner loop was already vectorized			
[loop in diffusion_openmpv at diffusion_ompvect.c:108]		4.410s	4.410s	Vectorized (B...		AVX2	~62%	4.93x
[loop in diffusion_openmpv at diffusion_ompvect.c:108]	1 Possible i..	0.060s	0.060s	Vectorized Ve...		AVX2	~50%	4.00x
[loop in diffusion_openmpv at diffusion_ompvect.c:108]	1 Possible i..	0.030s	0.030s	Vectorized (B...		AVX2	~50%	4.00x
[loop in diffusion_openmpv at diffusion_ompvect.c:108]	1 Possible i..	0.030s	0.030s	Vectorized (B...		AVX2	~50%	4.00x
[loop in init at diffusion_ompvect.c:71]	1 Data typ..	0.000s	0.060s	Scalar	inner loop was already vectorized			

Source
Top Down
Loop Analytics
Loop Assembly
Recommendations
Compiler Diagnostic Details

File: diffusion\_ompvect.c:108 diffusion\_openmpv

Line	Source	Total
97	void	
98	diffusion_openmpv(REAL *restrict f1, REAL *restrict f2, int nx, int ny, int nz,	
99	REAL ce, REAL cw, REAL cn, REAL cs, REAL ct,	
100	REAL cb, REAL cc, REAL dt, int count) {	
101	REAL *f1 t = f1;	
102	REAL *f2 t = f2;	
103		
104	for (int i = 0; i < count; ++i) {	
105	for (int z = 0; z < nz; z++) {	
106	for (int y = 0; y < ny; y++) {	
107	#pragma simd	
108	for (int x = 0; x < nx; x++) {	
	[loop in diffusion_openmpv at diffusion_ompvect.c:108]	
	Vectorized AVX; FMA loop processes Float32 data type(s) and includes FMA	
	No loop transformations applied	
	[loop in diffusion_openmpv at diffusion_ompvect.c:108]	
	Vectorized AVX; AVX2; AVX2GATHER; FMA loop processes Float32; Int32 data type(s) and includes FMA; Gathers	
	No loop transformations applied	
	[loop in diffusion_openmpv at diffusion_ompvect.c:108]	
	Vectorized AVX; AVX2; AVX2GATHER; FMA loop processes Float32; Int32 data type(s) and includes FMA; Gathers	
	No loop transformations applied	
	[loop in diffusion_openmpv at diffusion_ompvect.c:108]	
	Vectorized AVX; AVX2; AVX2GATHER; FMA loop processes Float32; Int32 data type(s) and includes FMA; Gathers	
	No loop transformations applied	
	[loop in diffusion_openmpv at diffusion_ompvect.c:108]	
	Vectorized AVX; AVX2; AVX2GATHER; FMA loop processes Float32; Int32 data type(s) and includes FMA; Gathers	
	No loop transformations applied	

# Diffusion - alignment

Function Call Sites and Loops▲	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops		
						Vec...	Efficiency	Gai...
⊕ [loop in accuracy at diffusion_peel.c:91]		0.010s {	0.010s {	Vectorized (B...		AVX2	~100%	12 ...
⊖ [loop in diffusion_peel at diffusion_peel.c:106]	⚠ 1 Potential underutilization of FMA instructions	0.000s {	5.240s {	Scalar	inner loop was already vectorized			
⊖ [loop in diffusion_peel at diffusion_peel.c:108]	⚠ 1 Potential underutilization of FMA instructions	0.000s {	5.240s {	Scalar	inner loop was already vectorized			
⊖ [loop in diffusion_peel at diffusion_peel.c:109]	⚠ 1 Potential underutilization of FMA instructions	0.580s {	5.240s {	Scalar	inner loop was already vectorized			
⊕ [loop in diffusion_peel at diffusion_peel.c:120]		4.660s {	4.660s {	Vectorized ...		AVX	~99%	7.8..
⊖ [loop in init at diffusion_peel.c:71]	⚠ 1 Data bus reservation request	0.000s {	0.000s {	Scalar	inner loop was already vectorized			

Source	Top Down	Loop Analytics	Loop Assembly	Recommendations	Compiler Diagnostic Details
--------	----------	----------------	---------------	-----------------	-----------------------------

File: diffusion_peel.c:120 diffusion_peel					
Line	Source	Total Time	%	Loop Time	%
96					
97	void				
98	diffusion_peel(REAL *restrict f1, REAL *restrict f2, int nx, int ny, int nz,				
99	REAL ce, REAL cw, REAL cn, REAL cs, REAL ct,				
100	REAL cb, REAL cc, REAL dt, int count) {				
101	#pragma omp parallel				
102	// {				
103	REAL *f1 t = f1;				
104	REAL *f2 t = f2;				
105					
106	for (int i = 0; i < count; ++i) {			5.240s {	
107	#pragma omp for collapse(2)				
108	for (int z = 0; z < nz; z++) {			5.240s {	
109	for (int y = 0; y < ny; y++) {			5.240s {	
110	int x, c, n, s, b, t;				
111	x = 0;				
112	c = x + y * NXP + z * NXP * ny;				
113	n = (y == 0) ? c : c - NXP;				
114	s = (y == ny-1) ? c : c + NXP;	0.020s {			
115	b = (z == 0) ? c : c - NXP * ny;				
116	t = (z == nz-1) ? c : c + NXP * ny;				
117	f2 t[c] = cc * f1 t[c] + cw * f1 t[c] + ce * f1 t[c+1]	0.010s {			
118	+ cs * f1 t[s] + cn * f1 t[n] + cb * f1 t[b] + ct * f1 t[t];	0.030s {			
119	#pragma simd				
120	for (x = 1; x < nx-1; x++) {	0.140s {		4.660s {	
	[loop in diffusion_peel at diffusion_peel.c:120]				
	Vectorized AVX; FMA loop processes Float32 data type(s) and includes FMA				
	No loop transformations applied				
121	++c;				
122	++n;				
123	++s;	0.010s {			
124	++b;				
125	++t;				
126	f2 t[c] = cc * f1 t[c] + cw * f1 t[c-1] + ce * f1 t[c+1]				
127	+ cs * f1 t[s] + cn * f1 t[n] + cb * f1 t[b] + ct * f1 t[t];	0.760s {			
128	}	4.240s {			
129	++c;				
130	++n;				
131	++s;				
132	++b;				
133	++t;				
134	f2 t[c] = cc * f1 t[c] + cw * f1 t[c-1] + ce * f1 t[c]				
135	+ cs * f1 t[s] + cn * f1 t[n] + cb * f1 t[b] + ct * f1 t[t];	0.030s {			
136	}				
137	}				
138	REAL *t = f1 t;				
139	f1 t = f2 t;				

# Interpolation

**\_\_declspec(vector)**

```
int FindPosition(double x) {  
    return (int)(log(exp(x*steps)));  
}
```

**\_\_declspec(vector)**

```
double Interpolate(double x, const point*  
vals)  
{  
    int ind = FindPosition(x);  
    ...  
  
    return res;  
}
```

```
int main ( int argc , char argv [] )  
{  
    ...  
    for ( i=0; i <ARRAY_SIZE;++ i ) {  
        dst[i] = Interpolate( src[i], vals ) ;  
    }  
    ...  
}
```

*George M. Raskulinec, Evgeny Fiksman* “Chapter 22 - **SIMD functions via OpenMP**”, In High Performance Parallelism Pearls, edited by James Reinders and Jim Jeffers, Morgan Kaufmann, Boston, 2015, Pages 171-190, ISBN 9780128038192



# Vectorization report - Interpolate

Begin optimization report for: Interpolate..\_simdsimd3\_\_H2n\_v1\_s1.P(double, const \*)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(74,48) ]

=====

Begin optimization report for: Interpolate..\_simdsimd3\_\_H2m\_v1\_s1.P(double, const point \*)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(74,48) ]

=====

Begin optimization report for: Interpolate..\_simdsimd3\_\_L4n\_v1\_s1.V(double, const point \*)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(74,48) ]

remark #15415: vectorization support: gather was generated for the variable pnt: indirect access, 64bit indexed [ main.c(78,26) ]

remark #15415: vectorization support: gather was generated for the variable pnt: indirect access, 64bit indexed [ main.c(78,36) ]

=====

Begin optimization report for: Interpolate..\_simdsimd3\_\_L4m\_v1\_s1.V(double, const point \*)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(74,48) ]

remark #15415: vectorization support: gather was generated for the variable pnt: masked, indirect access, 64bit indexed [ main.c(78,26) ]

remark #15415: vectorization support: gather was generated for the variable pnt: masked, indirect access, 64bit indexed [ main.c(78,36) ]

# Vectorization report - FindPosition

Begin optimization report for: FindPosition..\_simsimd3\_\_H2n\_v1.P(double)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(70,28) ]

=====

Begin optimization report for: FindPosition..\_simsimd3\_\_H2m\_v1.P(double)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(70,28) ]

=====

Begin optimization report for: FindPosition..\_simsimd3\_\_L4n\_v1.V(double)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(70,28) ]

=====

Begin optimization report for: FindPosition..\_simsimd3\_\_L4m\_v1.V(double)

Report from: Vector optimizations [vec]

remark #15301: FUNCTION WAS VECTORIZED [ main.c(70,28) ]

=====

# Lattice Boltzmann

Function Call Sites and Loops▲	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops			
						Vec...	Efficiency	Gai...	VL ...
⌵ [loop in fCalcInteraction_ShanChen_Boundary at lbpFORCE.c...	💡 2 Assume...	0.130s	0.210s	Scalar	vector depende...				
⌵ [loop in fCalcInteraction_ShanChen_Boundary at lbpFORCE.c...	💡 2 Assume...	0.080s	0.080s	Scalar	vector depende...				
⌵ [loop in fCalcPotential_ShanChen at lbpFORCE.cpp:36]		0.000s	5.742s	Scalar	loop control vari...				
⌵ [loop in fCalcPotential_ShanChen at lbpFORCE.cpp:49]		0.000s	5.742s	Threaded (OpenMP)	inner loop was al...				
+ [loop in fCollisionBGK\$omp\$parallel@338 at lbpBGK.cpp:351]	💡 1 Ineffecti...	0.160s	0.160s	Vectorized (Remainder)		AVX2	~57%	2.69x	4
+ [loop in fGetEquilibriumF at lbpSUB.cpp:615]	💡 2 Data t...	3.910s	3.910s	Vectorized (Body; ...)		AVX2	~91%	3.6..	4
⌵ [loop in fGetEquilibriumF at lbpSUB.cpp:615]	💡 1 Data typ...	3.120s	3.120s	Vectorized (Body)		AVX2			4
⌵ [loop in fGetEquilibriumF at lbpSUB.cpp:615]	💡 1 Data typ...	0.790s	0.790s	Remainder					

Source Top Down Loop Analytics Loop Assembly Recommendations Compiler Diagnostic Details

File: lbpSUB.cpp:615 fGetEquilibriumF

Line Source

```

600
601
602
603
604 int fGetEquilibriumF(double *feq, double *v, double rho)
605 {
606
607     // calculate equilibrium distribution function for compressible fluid:
608     // only suitable for square lattices, not suitable for incompressible fluid
609
610     double modv = v[0]*v[0] + v[1]*v[1] + v[2]*v[2];
611     double uv;

```

```

612
613     //pragma loop count(20)
614     //for(int i=0; i<lbsy.nq+1; i++)

```

```

615     for(int i=0; i<lbsy.nq; i++)

```

```

[loop in fGetEquilibriumF at lbpSUB.cpp:615]
  Scalar loop. Not vectorized: vector dependence prevents vectorization
  No loop transformations applied
[loop in fGetEquilibriumF at lbpSUB.cpp:615]
  Vectorized AVX; FMA loop processes Float64; Int32; UInt32 data type(s) and includes FMA; Type Conversions; Unpacks
  No loop transformations applied
[loop in fGetEquilibriumF at lbpSUB.cpp:615]
  Scalar remainder loop
  No loop transformations applied

```

# Lattice Boltzmann

Function Call Sites and Loops▲	Vector Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops			
						Vec...	Efficiency	Gai...	VL ...
[loop in fCalcPotential_ShanChen at lbpFORCE.cpp:49]	1 Potential...	0.000s	5.871s	Threaded (OpenMP)	inner loop was al...				
[loop in fCollisionBGK\$omp\$parallel@338 at lbpBGK.cpp:351]	1 Ineffecti...	0.290s	0.290s	Vectorized (Remainder)		AVX2	~67%	2.69x	4
<b>[loop in fGetEquilibriumF at lbpSUB.cpp:614]</b>	<b>1 Data t...</b>	<b>4.000s</b>	<b>4.000s</b>	<b>Vectorized (Body)</b>		<b>AVX2</b>	<b>~88%</b>	<b>3.5..</b>	<b>4</b>
[loop in fGetEquilibriumF at lbpSUB.cpp:614]	1 Data typ...	4.000s	4.000s	Vectorized (Body)		AVX2			4
[loop in fGetEquilibriumF at lbpSUB.cpp:614]	3 Assume...	0.030s	0.030s	Scalar	vector depende...				
[loop in fGetEquilibriumF at lbpSUB.cpp:614]	3 Assume...	0.010s	0.010s	Scalar	vector depende...				
[loop in fGetFracSite at lbpGET.cpp:121]	2 Ineffecti...	0.210s	0.210s	Vectorized Versions		AVX...	~31%	2.50x	4; 8
[loop in fGetOneDirecSpeedSite at lbpGET.cpp:241]		0.030s	0.140s	Scalar					

Source

Top Down

Loop Analytics

Loop Assembly

Recommendations

Compiler Diagnostic Details

File: lbpSUB.cpp:614 fGetEquilibriumF

Line	Source
603	
604	int fGetEquilibriumF(double *feq, double *v, double rho)
605	{
606	
607	// calculate equilibrium distribution function for compressible fluid:
608	// only suitable for square lattices, not suitable for incompressible fluid
609	
610	double modv = v[0]*v[0] + v[1]*v[1] + v[2]*v[2];
611	double uv;
612	
613	#pragma loop count(20)
614	for(int i=0; i<lbsy.nq+1; i++)
	[loop in fGetEquilibriumF at lbpSUB.cpp:614]
	Scalar loop. Not vectorized: vector dependence prevents vectorization
	No loop transformations applied
	[loop in fGetEquilibriumF at lbpSUB.cpp:614]
	Scalar loop. Not vectorized: vector dependence prevents vectorization
	No loop transformations applied
	[loop in fGetEquilibriumF at lbpSUB.cpp:614]
	Vectorized AVX; FMA loop processes Float64; Int32; UInt32 data type(s) and includes FMA; Type Conversions; Unpacks
	No loop transformations applied
	[loop in fGetEquilibriumF at lbpSUB.cpp:614]
	Scalar remainder loop [not executed]
	No loop transformations applied



# Questions?

Silvio Stanzani , Raphael C be , Rog rio Iope  
N cleo de Computa  o Cient fica – UNESP

[silvio@ncc.unesp.br](mailto:silvio@ncc.unesp.br)  
[rmcobe@ncc.unesp.br](mailto:rmcobe@ncc.unesp.br)  
[rogerio@ncc.unesp.br](mailto:rogerio@ncc.unesp.br)