



Intel Xeon®, Intel Xeon Phi™ Coprocessor and KNL Architecture

<u>Silvio Stanzani</u>, Raphael Cóbe, Rogério Iope UNESP - Núcleo de Computação Científica <u>silvio@ncc.unesp.br</u>, <u>rmcobe@ncc.unesp.br</u>, <u>rogerio@ncc.unesp.br</u>


- Intel Xeon and Intel[®] Xeon Phi[™]
- System Software and OS
- Intel KNL
- Programming Model

- Intel Xeon and Intel[®] Xeon Phi[™]
- System Software and OS
- Intel KNL
- Programming Model

Intel Xeon and Intel® Xeon Phi™ Overview

Intel® Multicore Architecture






- Foundation of HPC Performance
- Suited for full scope of workloads
- Focus on fast single core/thread performance with "moderate" number of cores


Intel® Many Integrated Core Architecture






- Performance and performance/watt optimized for highly parallelized compute workloads
- IA extension to Manycore
- Many cores/threads with wide SIMD

Intel Xeon Architecture Overview




- •Socket: mechanical component that provides mechanical and electrical connections between a microprocessor and a printed circuit board (PCB).
- •QPI (Intel QuickPath Interconnect): high speed, packetized, point-to-point interconnection, that stitch together processors in distributed shared memory and integrated I/O platform architecture.



Intel® Xeon Phi™ Architecture Overview

Knights Core (KNC)



- Intel Xeon and Intel[®] Xeon Phi[™]
- System Software and OS
- Intel KNL
- Programming Model

Intel® Xeon Phi™ Coprocessor Arch – System SW Perspective


- Large SMP UMA machine a set of x86 cores
 - 4 threads
 - □ 32 KB L1 I/D
 - □ 512 KB L2 per core
 - Supports loadable kernel modules
 - VM subsystem, File I/O
- Virtual Ethernet driver
 - supports NFS mounts from Intel® Xeon Phi™ Coprocessor
 - Support bridged network

Intel® MIC Programming Considerations

- Getting full performance from the Intel® MIC architecture requires both a high degree of parallelism and vectorization
 - Not all code can be written this way
 - Not all programs make sense on this architecture
- KNC comes with 8GB or 16GB of memory
 - Only ~7GB or ~15GB is available to your program
 - ☐ The other ~1GB is used for data transfer and is accessible to your Intel® MIC Architecture code as buffers.
- Very short (low-latency) tasks not optimal for offload to the coprocessor
 - Costs that you need to amortize to make it worthwhile:
 - Cost of code and data transfer
 - Cost of process/thread creation
 - Fastest data transfers currently require careful data alignment

- Intel Xeon and Intel[®] Xeon Phi[™]
- System Software and OS
- Intel KNL
- Programming Model

Knights Landing (KNL)




Cluster modes

One single space address

Hemisphere:


the tiles are divided into two parts called hemisphere



Quadrant:

tiles are divided into two parts called hemisphere or into four parts called qudrants

Node 0




01/08/16


Cluster modes

Cache data are isolated in each sub numa domain

SNC-2: the tiles are divided into two Numa Nodes




SNC-4: the tiles are divided into two Numa Nodes





01/08/16

Integrated On-Package Memory Usage Models

Integrated On-Package Memory Usage Models








Split Options: 25/75% or 50/50%

Cache Model	Flat Model	Hybrid Model
Hardware automatically manages the MCDRAM as a "L3 cache" between CPU and ext DDR memory	Manually manage how the app uses the integrated on-package memory and external DDR for peak perf	Harness the benefits of both Cache and Flat models by segmenting the integrated on-package memory
 App and/or data set is very large and will not fit into MCDRAM Unknown or unstructured memory access behavior 	 App or portion of an app or data set that can be, or is needed to be "locked" into MCDRAM so it doesn't get flushed out 	 Need to "lock" in a relatively small portion of an app or data set via the Flat model Remaining MCDRAM can then be configured as Cache

- Intel Xeon and Intel[®] Xeon Phi[™]
- System Software and OS
- Intel KNL
- Programming Model

Programming Models



Range of models to meet application needs

Offload Programming Model Data Transfer

- Programmer designates variables that need to be copied between host and card in the offload directive using Pragma/directive;
- Variables and functions Allocation on both the host and device (C/C++):
 - attribute ((target(mic))) [variable or function definition]
 - declspec(target(mic)) [variable or function definition] (windows only)
 - For entire files or large blocks of code
 - #pragma offload_attribute (push, target(mic))
 - #pragma offload_attribute (pop)

9/6/2016

Offload Programming Model Data Transfer

- Target
 - #pragma offload target(mic[:dev-id]) [clauses]
- dev-id: number of device to perform the offload
- clauses for explicit copy:
 - nocopy : allocate memory on device;
 - in: transfer a variable from host to device;
 - out : transfer a variable from device to host;
 - inout :
 - □ transfer a variable from host to device before start execution;
 - transfer a variable from device to host after finish execution;

9/6/2016

Offload Report


OFFLOAD REPORT:

- Measures the amount of time it takes to execute an offload region of code;
- Measures the amount of data transferred during the execution of the offload region;
- Turn on the report: export OFFLOAD REPORT=2
- [Var] The name of a variable transferred and the direction(s) of transfer.
- [CPU Time] The total time measured for that offload directive on the host.
- [MIC Time] The total time measured for executing the offload on the target.
- [CPU->MIC Data] The number of bytes of data transferred from the host to the target.
- [MIC->CPU Data] The number of bytes of data transferred from the target to the host.

9/6/2016

Two Application Execution Environments

+Hybrid



Examples

- Compiling
- Executing
- Offload
 - Code region
 - function
- Utilities
 - Micsmc
 - miccheck

