



# Perfilamento com Intel Advisor e Vtune

Silvio Stanzani , Raphael Cóbe , Rogério Iope, Jefferson Fialho Núcleo de Computação Científica – UNESP

**ERAD-SP 2019** 

# Agenda

- Parallel Architectures
- Roofline Model
- Optimization Workflow
- Intel Advisor
- Intel Vtune

#### Parallel Architectures

- Heterogeneous computational systems:
  - Scalar and Vector Instructions


Vector Instructions (SIMD) Sc							<b>Scalar Instructions</b>	
A7	A6	<b>A5</b>	A4	А3	A2	A1	A0	Α
			+					+
В7	В6	B5	В4	В3	В2	B1	В0	В
	=							=
A7+B7	A6+B6	A5+B5	A4+B4	A3+B3	A2+B2	A1+B1	A0+B0	А+В

- Multi-level memory
  - □ RAM Memory;
  - Multi-level Cache.

P	rocessor	1	Processor 2				
Core 1	Core 2	Core N	Core 1	Core 2	Core N		
L1	L1	L1	L1	L1	L1		
L2	L2 L2		L2	L2	L2		
	L3		L3				
RAM							

#### Parallel Architecture

- Temporal locality: if an item was referenced, it will be referenced again soon (e.g. cyclical execution in loops);
- Spatial locality: if an item was referenced, items <u>close</u> to it will be referenced too (the very nature of every program – serial stream of instructions)
- Stride: Step size between consecutive access of array elements;



#### Parallel Architecture

AoS vs SoA (Array of Structures vs Structure of Arrays)

```
// Array of Structures (AoS)
struct coordinate {
    float x, y, z;
} crd[N];
...
for (int i = 0; i < N; i++)
... = ... f(crd[i].x, crd[i],y, crd[i].z);</pre>
```

```
Non-Unit Stride

x0 y0 z0 x1 y1 z1 ... x(n-1) y(n-1) z(n-1)
```

```
// Structure of Arrays (SoA)
struct coordinate {
    float x[N], y[N], z[N];
} crd;
...
for (int i = 0; i < N; i++)
... = ... f(crd.x[i], crd.y[i],
crd.z[i]);</pre>
```

Unit Stride - Sequential Access



## Parallel Architecture


#### Vectorization

- Loading data into cache accordingly;
- Store elements on SIMD registers or vectors;
- Apply the same operation to a set of Data at the same time;
- Iterations need to be independent;
- Usually on inner loops.


#### Scalar loop

#### SIMD loop (4 elements)

```
for (int i = 0; i < N; i += 4)
c[i:4] = a[i:4] + b[i:4];
```




### Performance Model



How to Measure such Balance?


Arithmetic Intensity (AI): Ratio between work performed and data transfered: Flop/Byte.

# Roofline Model



AI (Flop/Byte)

# Roofline Model




### **Optimization Workflow**

#### Profiling Techniques include:

- Instrument Code
- Measure Hardware Events
- Performance Monitoring Units

Iterative process to improve Performance



#### Intel Advisor


- Evaluate multi-threading parallelization
- Intel<sup>®</sup> Advisor XE
  - □ Performance modeling using several frameworks for multi-threading in processors and co-processors:
    - o OpenMP, Intel® Cilk ™ Plus, Intel® Threading Bulding Block
    - C, C++, Fortran (OpenMP only) and C# (Microsoft TPL)
  - Identify parallel opportunities
    - Detailed information about vectorization;
    - Check loop dependencies;
    - Memory Access Patterns
  - □ Scalability prediction: amount of threads/performance gains
  - □ Correctness (deadlocks, race conditions)




### Intel Advisor

- Roofline Model
  - Obtain the Roofline of an application
- Survey Target;
  - Vectorization of loops: detailed information about vectorization;
  - Total Time: elapsed time on each loop considering the time involved in internal loops;
  - Self Time: elapsed time on each loop not considering the time involved in internal loops;
- Find Trip Counts;
  - Analysis to identify how many time particular loops run;
- Check Dependencies;
  - Analysis it there are loop-carried dependencies;
- Check Memory Access Patterns.
  - Analysis to identify how your code is iterating with memory.


# Advisor – New Project




## Advisor – Application and Parameters




### Advisor – Source



# Advisor - Analysis



# Advisor – Survey Target




# Advisor – Survey Target


Traits	Data Types	Number of Vector Registers	Vector Widths	Instruction Sets
Extracts; Type Conversions	Float32; Float64; Int32; Uln	15	128/256	AVX; AVX2
Extracts; Inserts; Type Conversions	Float32; Float64	14; 15	128; 256	AVX
Extracts; Inserts; Type Conversions	Float32; Float64; Int32; UIn	16	256	AVX; AVX2

Advanced			≪		≫
Transformations	Unroll Factor	Vectorization Details	Optimization Details	Location	
	1			vec.c:50	
Fused; Unrolled	4		LOOP WAS DISTRIBUTED, CHUNK 1; LOOP WAS DISTRIBUTED, C	vec.c:63	
				vec.c:55	


### Roofline no Advisor



# Roofline Example



# Advisor – Memory Access Patterns



# "Top-Down" Methodology Definition

- hierarchical organization of event-based metrics that identifies the dominant performance bottlenecks in an application;
- Such methodology aims at show, on average, how well the CPU's pipeline(s) were being utilized while running an application;
- Several hardware events are monitored according to the micro architecture;
- The results of this monitoring guides performance optimization .

#### Compute-Intensive Application Analysis

HPC Performance Characterization

#### Algorithm Analysis:

- Basic Hotspots
- Advanced Hotspots
- Concurrency
- Locks & Waits
- Memory Consumption

#### Views:

- Summary
- Bottom-up
- Top-down tree
- Tasks and frames
- Caller/Callee
- Source code
- Assembly
- Thread timeline
- Filters

#### **View points:**

- Hardware Event Counts
- Hardware Event Sample
- Hardware Issues
- Hotspots
- General Exploration
- Task Time
- Outros...

#### Platform Analysis


- CPU/GPU Concurrency
- System Overview
- GPU Hotspots
- GPU In-kernel Profiling
- Disk Input and Output
- Graphics Rendering (preview)
- CPU/FPGA Interaction (preview)


#### Microarchitecture Analysis

- General Exploration
- Memory Access
- TSX Exploration
- TSX Hotspots
- SGX Hotspots

SGX Intel® Software Guard Extensions

TSX Intel® Transactional Synchronization Extensions





## General Exploration Analysis – Intel Xeon

- Results:
  - Intel Xeon: high level of LLC hit
- Suggestion: improve data locality in order to make better use of cache
  - loop interchange;


# Loop Interchange

Row-major order storage.

1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16

# Loop Interchange

Reading in Row – Major order improves locality



```
for(i=0; i<W; i++)
for(j=0; j<H; j++)
A[i][j] = ...;</pre>
```

```
for(j=0; j<H; j++)
for(i=0; i<W; i++)
A[i][j] = ...;</pre>
```

## Matrix Multiplication Loop Interchange

```
void multiply1(int msize, int tidx, int numt, TYPE a[][NUM], TYPE
b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
 int i,j,k;
 #pragma omp parallel for
 for(i=0; i<msize; i++) {
     for(k=0; k<msize; k++) {
    for(j=0; j<msize; j++) {
              c[i][j] = c[i][j] + a[i][k] * b[k][j];
```

# Matrix Multiplication Loop Interchange

#### Interchange

#### Without Interchange

	Clockticks:	86,272,200,000		Clockticks:	492,714,600,000	
	Instructions Retired:	3,641,400,000		Instructions Retired:	5,294,100,000	
	CPI Rate <sup>②</sup> :	23.692 🏲		CPI Rate <sup>®</sup> :	93.069 🏲	
	Front-End Bound ®:	2.8%	of Pipeline Slots	Front-End Bound ®:	2.5%	of Pipeline Slots
	Bad Speculation <sup>②</sup> :	0.0%	of Pipeline Slots	Bad Speculation <sup>©</sup> :	0.0%	of Pipeline Slots
(	Back-End Bound <sup>⑦</sup> :	88.2% 🏲	of Pipeline Slots 🛇	Back-End Bound <sup>©</sup> :	94.9% 🏲	of Pipeline Slots
		66.3% 🏲	of Pipeline Slots		92.9% 🏲	of Pipeline Slots
		3.5%	of Clockticks		3.0%	of Clockticks
	FB Full <sup>⑦</sup> :	100.0%	of Clockticks	FB Full <sup>⑦</sup> :	N/A*	of Clockticks
	L2 Bound <sup>②</sup> :	0.1%	of Clockticks	L2 Bound <sup>②</sup> :	N/A*	of Clockticks
		4.5%	of Clockticks		32.6% 🏲	of Clockticks
	Contested Accesses <sup>(2)</sup> :	0.9%	of Clockticks	Contested Accesses <sup>(2)</sup> :	0.7%	of Clockticks
	Data Sharing <sup>②</sup> :	0.0%	of Clockticks	Data Sharing <sup>②</sup> :	0.0%	of Clockticks
	L3 Latency <sup>⑦</sup> :	6.1%	of Clockticks	L3 Latency <sup>©</sup> :	3.5%	of Clockticks
	○ DRAM Bound <sup>②</sup> :	2.1%	of Clockticks	○ DRAM Bound ②:	N/A*	of Clockticks
	Memory Bandwidth <sup>®</sup> :	6.5%	of Clockticks	Memory Bandwidth <sup>⑦</sup> :	38.6%	of Clockticks
		1.7%	of Clockticks		22.7%	of Clockticks
	Local DRAM <sup>②</sup> :	1.5%	of Clockticks	Local DRAM <sup>②</sup> :	4.2%	of Clockticks
	Remote DRAM <sup>⑦</sup> :	0.0%	of Clockticks	Remote DRAM <sup>⑦</sup> :	0.2%	of Clockticks
	Remote Cache <sup>②</sup> :	0.2%	of Clockticks	Remote Cache <sup>①</sup> :	0.6%	of Clockticks
	Store Bound <sup>②</sup> :	0.0%	of Clockticks	Store Bound <sup>②</sup> :	0.0%	of Clockticks
	○ Core Bound <sup>②</sup> :	21.8% 🏲	of Pipeline Slots	○ Core Bound <sup>②</sup> :	2.0%	of Pipeline Slots
	Port Utilization <sup>②</sup> :	3.3%	of Clockticks	Port Utilization <sup>®</sup> :	1.4%	of Clockticks
	Retiring <sup>®</sup> :	9.0%	of Pipeline Slots	Retiring <sup>®</sup> :	2.6%	of Pipeline Slots
	Total Thread Count:	98		Total Thread Count:	98	
	Paused Time <sup>©</sup> :	0s		Paused Time <sup>®</sup> :	0s	

#### **HPC Performance Characterization**

SP GFLOPS 28.970

- Effective Physical Core Utilization <sup>③</sup>: 35.0% (16.788 out of 48) ► 

  Effective Logical Core Utilization <sup>③</sup>: 32.1% (30.819 out of 96) ►
  - Serial Time (outside parallel regions) <sup>②</sup>: 0.062s (29.9%) <sup>▶</sup>
  - Parallel Region Time <sup>②</sup>: 0.145s (70.1%) 
     Estimated Ideal Time <sup>③</sup>: 0.085s (41.1%)
     OpenMP Potential Gain <sup>③</sup>: 0.060s (29.0%) 
     ▼
    - ▼ Top OpenMP Regions by Potential Gain
       This section lists OpenMP regions with the highest potential for performance improvement. The Potential Gain metric shows the elapsed time that could be saved if the region was optimized to have no load imbalance assuming no runtime overhead.

OpenMP Region OpenMP Potential Gain <sup>③</sup> (%) <sup>③</sup> OpenMP Region Time <sup>③</sup> multiply3\$omp\$parallel:96@unknown:207:215 0.060s 29.0% 0.145s

- Effective CPU Utilization Histogram

Cache Bound ©: 10.5% of Clockticks

DRAM Bound ©: 9.6% of Clockticks

NUMA: % of Remote Accesses <sup>3</sup>: 0.0%

Bandwidth Utilization Histogram

## **HPC Performance Characterization**

#### FPU Utilization <sup>②</sup>: 0.3% ►

SP FLOPs per Cycle <sup>3</sup>: 0.221 Out of 64 <sup>↑</sup>

Vector Capacity Usage <sup>3</sup>: 100.0%

✓ FP Instruction Mix:

✓ % of Packed FP Instr. <sup>3</sup>: 100.0%

% of Packed FP Instr. 9: 100.0%
% of 128-bit 10: 0.0%
% of 256-bit 10: 0.0%
% of 512-bit 10: 100.0%
% of Scalar FP Instr. 100.0%
FP Arith/Mem Rd Instr. Ratio 10: 0.132

#### **○** Top Loops/Functions with FPU Usage by CPU Time

This section provides information for the most time consuming loops/functions with floating point operations.

Function	CPU Time ®	FPU Utilization <sup>②</sup>	Vector Instruction Set ®	Loop Type <sup>②</sup>
[Loop at line 211 in multiply3\$omp\$parallel_for @207]	5.701s	0.3%	AVX512F_512(512)	Body
kmp_fork_barrier	4.700s	0.4%		
osq_lock	0.112s	1.7%		
[Loop at line 208 in multiply3\$omp\$parallel_for @207]	0.073s	3.9%	AVX(256); AVX2(256); AVX512F_256(256); AVX512F_512(512)	Body