



Multithreaded programming on hybrid parallel architectures

Silvio Stanzani , Raphael Cóbe , Rogério Iope, Jefferson Fialho

UNESP - Núcleo de Computação Científica

silvio@ncc.unesp.br , rmcobe@ncc.unesp.br ,
rogerio@ncc.unesp.br , jfialho@ncc.unesp.br

Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

UNESP Center for Scientific Computing


- Consolidates scientific computing resources for São Paulo State University (UNESP) researchers
 - It mainly uses Grid computing paradigm
- Main users
 - UNESP researchers, students, and software developers
 - SPRACE (São Paulo Research and Analysis Center) physicists and students
 - ❑ Caltech, Fermilab, CERN
 - ❑ São Paulo CMS Tier-2 Facility



Open Positions

email to: [cs-jobs\[at\]ncc.unesp.br](mailto:cs-jobs[at]ncc.unesp.br)

- ☐ High Performance Heterogeneous Computing
- ☐ Network Engineer/Architect
- ☐ Software-Defined Networking (SDN).
- ☐ Grid & Cloud Computing
- ☐ Data Science (Machine Learning)



Hybrid Parallel Architectures


- Heterogeneous computational systems:
 - Multicore processors;
 - Multi-level memory sub-system;
- Multi-level parallelism:
 - Processing core;
 - Chip multiprocessor;
 - Computing node;
 - Computing cluster;
- Hybrid Parallel architectures
 - Coprocessors and accelerators;

Scalar and Vector Instructions


- **Scalar** Code computes this one-element at a time.
- **Vector (or SIMD)** Code computes more than one element at a time.
 - SIMD stands for **Single Instruction Multiple Data**.
- **Vectorization**
 - Loading data into cache accordingly;
 - Store elements on SIMD registers or vectors;
 - Iterations need to be independent;
 - Usually on inner loops.

```
float *A, *B, *C;  
for(i=0;i<n;i++){  
    A[i] = B[i] + C[i];  
}
```


- Scalar



- SIMD



Hybrid Parallel Architectures




Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)


Intel Xeon and Intel® Xeon Phi™ Overview

Intel® Multicore Architecture




- ❖ Foundation of HPC Performance
- ❖ Suited for full scope of workloads
- ❖ Focus on fast single core/thread performance with “moderate” number of cores

Intel® Many Integrated Core Architecture




- ❖ Performance and performance/watt optimized for highly parallelized compute workloads
- ❖ IA extension to Manycore
- ❖ Many cores/threads with wide SIMD

Intel Xeon Architecture Overview




- Socket: mechanical component that provides mechanical and electrical connections between a microprocessor and a printed circuit board (PCB).
- QPI (Intel QuickPath Interconnect): high speed, packetized, point-to-point interconnection, that stitch together processors in distributed shared memory and integrated I/O platform architecture.



Intel® Xeon Phi™ Architecture Overview

- Knights Core (KNC)



- Large SMP UMA machine – a set of x86 cores
 - 4 threads
 - ❑ 32 KB L1 I/D
 - ❑ 512 KB L2 per core
 - Supports loadable kernel modules
 - VM subsystem, File I/O
- Virtual Ethernet driver
 - supports NFS mounts from Intel® Xeon Phi™ Coprocessor
 - Support bridged network

Knights Landing (KNL)

Over 3 TF DP peak

Full Xeon ISA compatibility through AVX-512
~3x single-thread vs. compared to Knights Corner

Up to 16GB high-bandwidth on-package
memory (MCDRAM)
Exposed as NUMA node
~500 GB/s sustained BW



2x 512b VPU per core
(Vector Processing Units)

Up to 72 cores
2D mesh
architecture

6 channels
DDR4
Up to
384GB

Common with
Grantley PCH

2 ports
Intel Omni-Path Fabric On-package
50 GB/s bi-directional



Based on Intel® Atom Silvermont processor with many
HPC enhancements
Deep out-of-order buffers
Gather/scatter in hardware
Improved branch prediction
4 threads/core
High cache bandwidth
& more


Cluster modes

One single space address

Hemisphere:

the tiles are divided into two parts called hemisphere


Node 0



Quadrant:

tiles are divided into two parts called hemisphere or into four parts called quadrants

Node 0




Cluster modes

Cache data are isolated in each sub numa domain


SNC-2:

the tiles are
divided into two
Numa Nodes




SNC-4:

the tiles are
divided into two
Numa Nodes



Integrated On-Package Memory Usage Models

Integrated On-Package Memory Usage Models



Split Options:
25/75% or 50/50%

Cache Model	Flat Model	Hybrid Model
Hardware automatically manages the MCDRAM as a “L3 cache” between CPU and ext DDR memory	Manually manage how the app uses the integrated on-package memory and external DDR for peak perf	Harness the benefits of both Cache and Flat models by segmenting the integrated on-package memory
<ul style="list-style-type: none">▪ App and/or data set is very large and will not fit into MCDRAM▪ Unknown or unstructured memory access behavior	<ul style="list-style-type: none">▪ App or portion of an app or data set that can be, or is needed to be “locked” into MCDRAM so it doesn’t get flushed out	<ul style="list-style-type: none">▪ Need to “lock” in a relatively small portion of an app or data set via the Flat model▪ Remaining MCDRAM can then be configured as Cache


Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)


OpenMP

- OpenMP is an acronym for Open Multi-Processing
- An Application Programming Interface (API) for developing parallel programs in shared memory architectures
- Three primary components of the API are:
 - Compiler Directives
 - Runtime Library Routines
 - Environment Variables
- De facto standard - specified for C / C++ and FORTRAN
- <http://www.openmp.org/>
 - Specification, examples, tutorials and documentation

OpenMP



OpenMP - Core elements



OpenMP 4.0

OpenMP Sample Program

```
N=25;  
#pragma omp parallel for  
for (i=0; i<N; i++)  
    a[i] = a[i] + b;
```

	Thread 0					Thread 1					Thread 2					Thread 3					Thread 4				
i=	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24

OpenMP Sample Program

```
#include <stdio.h>

int main(){
    int r, c, i, j, *a , *b , *sum;
    char hn[600];

    #pragma omp parallel
    {
        gethostname(hn,600);
        printf("hostname %s\n",hn);
    }

    r=40000;
    c=40000;

    a = (int*)malloc(r*c*sizeof(double));
    b = (int*)malloc(r*c*sizeof(double));
    sum = (int*)malloc(r*c*sizeof(double));

    #pragma omp parallel for
    for(i=0; i<r; ++i)
        for(j=0; j<c; ++j) {
            a[i*r + j]=i+j;
            b[i*r + j]=i-j;
        }

    #pragma omp parallel for
    for(i=0;i<r;++i)
        for(j=0;j<c;++j)
            sum[i*r+j] = a[i*r+j] + b[i*r+j];

    free(a);
    free(b);
    free(sum);

    return 0;
}
```

Compiling and running an OpenMP application

#Build the application for Multicore Architecture (Xeon)

```
icc <source-code> -o <omp_binary> -fopenmp
```

#Launch the application on host

```
./omp_binary
```

Compiling and running an OpenMP application

```
export OMP_NUM_THREADS=10  
./OMP-hello
```

```
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br  
hello from hostname phi02.ncc.unesp.br
```

Launch the application on the Coprocessor from host

Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Thread Affinity

- Thread affinity:
 - Restricts execution of certain threads to a subset of the physical processing units in a multiprocessor computer;
 - OpenMP runtime library has the ability to bind OpenMP threads to physical processing units.

Thread Affinity - KMP_AFFINITY

- KMP_AFFINITY:
 - Environment variable that control the physical processing units that will execute threads of an application
- Syntax:


```
KMP_AFFINITY=  
    [<modifier>,...]  
    <type>  
    [, <permute>]  
    [, <offset>]
```

Example:


```
export KMP_AFFINITY=scatter
```

KMP_AFFINITY - Types


- Compact



- Scatter



- Balanced



Thread Affinity Examples

compact xeon

```
export KMP_AFFINITY=compact,verbose  
./OMP_hello
```

scatter xeon

```
export KMP_AFFINITY=scatter,verbose  
./OMP_hello
```

Thread Affinity Physical Resources Mapping

OMP: Info #156: KMP_AFFINITY: 72 available OS procs

OMP: Info #179: KMP_AFFINITY: 2 packages x 18
cores/pkg x 2 threads/core (36 cores)

OS proc to physical thread map:

OS proc 0 maps to package 0 core 0 thread 0

OS proc 36 maps to package 0 core 0 thread 1

OS proc 1 maps to package 0 core 1 thread 0

OS proc 37 maps to package 0 core 1 thread 1

OS proc 2 maps to package 0 core 2 thread 0

OS proc 38 maps to package 0 core 2 thread 1

OS proc 18 maps to package 1 core 0 thread 0

OS proc 54 maps to package 1 core 0 thread 1

OS proc 19 maps to package 1 core 1 thread 0

OS proc 55 maps to package 1 core 1 thread 1

OS proc 20 maps to package 1 core 2 thread 0

OS proc 56 maps to package 1 core 2 thread 1

OS proc 21 maps to package 1 core 3 thread 0

Processor 1						Processor 2			
Core 0		Core 1		...		Core 0		Core 1	
Thread 0	Thread 1	Thread 0	Thread 1	Thread 0	Thread 1	Thread 0	Thread 1
Proc 0	Proc 36	Proc 1	Proc 37			Proc 18	Proc 54	Proc 19	Proc 55

Thread Affinity compact x scatter

thread 0 bound to OS proc set {0,36}
thread 1 bound to OS proc set {0,36}
thread 2 bound to OS proc set {1,37}
thread 3 bound to OS proc set {1,37}
thread 4 bound to OS proc set {2,38}
thread 5 bound to OS proc set {2,38}
thread 6 bound to OS proc set {3,39}
thread 7 bound to OS proc set {3,39}
thread 8 bound to OS proc set {4,40}
thread 9 bound to OS proc set {4,40}


thread 0 bound to OS proc set {0,36}
thread 1 bound to OS proc set {18,54}
thread 2 bound to OS proc set {1,37}
thread 3 bound to OS proc set {19,55}
thread 4 bound to OS proc set {2,38}
thread 5 bound to OS proc set {20,56}
thread 6 bound to OS proc set {3,39}
thread 7 bound to OS proc set {21,57}
thread 8 bound to OS proc set {4,40}
thread 9 bound to OS proc set {22,58}

Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Identifying Parallelization Opportunities

- Intel Advisor steps:
 - 1º - Include headers
 - `#include "advisor-annotate.h"`
 - 2º - add include reference ; link library



Linux – compiling / link with Advisor

`icpc -O2 -openmp`

`02_ReferenceVersion.cpp`

`-o 02_ReferenceVersion`


`-I/opt/intel/advisor/include/`

`-L/opt/intel/advisor/lib64/`

Identifying Parallelization Opportunities




- Intel Advisor Analysis:
 - Survey
 - ❑ Vectorization of loops: detailed information about vectorization;
 - ❑ Total Time: elapsed time in each loop considering the time involved in internal loops;
 - ❑ Self Time: elapsed time in each loop without internal loops;
 - Suitability
 - ❑ Speedup gains obtained parallelizing annotated loops;

Intel Advisor - Survey Data



The screenshot shows the Intel Advisor XE 2016 interface. The title bar indicates the path: `/home/silvio/intel/advixe/projects/TP - Intel Advisor`. The menu bar includes **File**, **View**, and **Help**. The toolbar contains various icons for file operations and analysis. The main window displays the **VECTORIZATION WORKFLOW** on the left and a **Survey Report** on the right.

VECTORIZATION WORKFLOW

- 1. Survey Target**
Explore where to add efficient vectorization and/or threading parallelism.
Collect (highlighted with a red circle) 
[Command Line](#)
- 1.1 Find Trip Counts**
Find how many iterations are executed.
- 2.1 Check Dependencies**
Identify and explore loop-carried dependencies for marked loops. [Fix](#) the reported problems.
Collect 
[Command Line](#)
- 2.2 Check Memory Access Patterns**
Identify and explore complex memory accesses for marked loops. [Fix](#) the reported problems.
Collect 
[Command Line](#)

Switch between Vectorization and Threading workflows
Threading Workflow

Survey Report

Where should I add vectorization and/or threading parallelism? Intel Advisor XE 2016

No Data

To collect data about your application's performance, compile your application with Release build settings and run [Survey](#) analysis.

Collect Survey Data

Intel Advisor - Survey Data

Function Call Sites and Loops	🔥	Vector Issues	Self Time▼	Total Time	Type	Why No Vectorization?
🔍 [loop in multiply3 at multiply.c:228]		💡 2 Assume...	0.170s	0.170s	Scalar	🚫 vector dependence prevents vectorization
🔍 [loop in __libc_csu_init]			0.000s	0.000s	Scalar	
🔍 [loop in _INTERNAL_16_offload_host_cpp_ad92...]			0.000s	0.000s	Scalar	
🔍 [loop in func@0x5b810]		💡 2 Data typ...	0.000s	0.000s	Scalar	
🔍 [loop in main at matrix.c:144]		💡 2 Data typ...	0.000s	0.000s	Scalar	🚫 inner loop was already vectorized
🔍 [loop in multiply3 at multiply.c:227]		💡 2 Assume...	0.000s	0.170s	Scalar	🚫 vector dependence prevents vectorization
🔍 [loop in multiply3 at multiply.c:226]		💡 2 Assume...	0.000s	0.170s	Scalar	🚫 vector dependence prevents vectorization
⊕ [loop in main at matrix.c:144]		💡 1 Data typ...	0.000s	0.000s	Vectorized (B...	

Source	Top Down	Loop Analytics	Loop Assembly	💡 Recommendations	🚫 Compiler Diagnostic Details
--------	----------	----------------	---------------	-------------------	-------------------------------

File: multiply.c:228 multiply3

Line	Source
218	void multiply3(int msize, int tid, int numt, TYPE a[][NUM], TYPE b[][NUM], TYPE c[][NUM], TYPE t[][NUM])
219	{
220	
221	#pragma omp target device(0) map(a[0:NUM][0:NUM]) \
222	//map(b[0:NUM][0:NUM]) map(c[0:NUM][0:NUM])
223	//{
224	int i,j,k;
225	// #pragma omp parallel for collapse (2) //num threads(60)
226	for(i=0; i<msize; i++) {
	🔍 [loop in multiply3 at multiply.c:226]
	Scalar loop. Not vectorized: vector dependence prevents vectorization
	No loop transformations applied
227	for(k=0; k<msize; k++) {
	🔍 [loop in multiply3 at multiply.c:227]
	Scalar loop. Not vectorized: vector dependence prevents vectorization
	Remainder loop
228	for(j=0; j<msize; j++) {
	🔍 [loop in multiply3 at multiply.c:228]
	Scalar loop. Not vectorized: vector dependence prevents vectorization
	Loop was unrolled by 2
229	c[i][j] = c[i][j] + a[i][k] * b[k][j];
230	}
231	}
232	}
233	//}
234	}
235	

Matrix Multiplication


```
for(i=0; i<msize; i++) {  
    for(j=0; j<msize; j++) {  
        for(k=0; k<msize; k++) {  
            c[i][j] = c[i][j] + a[i][k] * b[k][j];  
        }  
    }  
}
```

Intel Advisor – Check Suitability

- Inserting advisor **Annotations key words** for Check Suitability:
 - **ANNOTATE_SITE_BEGIN(id)**: before beginning of loop;
 - **ANNOTATE_ITERATION_TASK(id)**: first line inside the loop;
 - **ANNOTATE_SITE_END()**: after end of loop;

```
ANNOTATE_SITE_BEGIN( MySite1 );  
for(i=0; i<msize; i++) {  
    ANNOTATE_ITERATION_TASK( MyTask1 );  
    for(k=0; k<msize; k++)  
        for(j=0; j<msize; j++) {  
            c[i][j] = c[i][j] + a[i][k] * b[k][j];  
        }  
    ANNOTATE_SITE_END();  
}
```

Intel Advisor – Check Suitability



Intel Advisor XE 2016

Where are the detected annotations?

Elapsed time: 40.77s

Vectorized Not Vectorized

FILTER: All Modules All Sources

Summary Survey Report Refinement Reports Annotation Report Suitability Report

Annotation	Source Location	Annotation Label
+ Site	Transpose.cc:16	MySite1
+ Site	Transpose.cc:19	MySite2
+ Site End	Transpose.cc:26	-
+ Site End	Transpose.cc:28	-
+ Task	Transpose.cc:18	MyTask1
+ Task	Transpose.cc:21	MyTask2
+ Intel Advisor XE annotations definition file	Transpose.cc:13	advisor-annotate.h

1. Survey Target

Explore where to add efficient vectorization and/or threading.

Collect

Command Line

1.1 Find Trip Counts

Find how many iterations are executed.

Collect

Command Line

2. Annotate Sources

Add Intel Advisor XE annotations to identify possible parallel tasks and their enclosing parallel sites.

Steps to annotate

3. Check Suitability

Analyze the annotated program to check its predicted parallel performance.

Collect

Command Line

4. Check Dependencies

Identify and explore loop-carried dependencies for marked loops. Fix the reported problems.

Collect


Command Line

Switch between Vectorization and Threading workflows

Vectorization Workflow

Suitability
Data

Intel Advisor – Check Suitability



Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Critical section

- In concurrent programming, concurrent accesses to shared resources can lead to unexpected or erroneous behavior;
- Regions of code where the shared resource is accessed, has to be protected against concurrent access and is known as critical section;
- Challenge:
 - Identify critical sections;
 - Impose synchronization without loss of performance.

Intel Inspector

- Intel Inspector is a debugger tool that performs dynamic analysis. It is capable of identifying the following errors:

- **Memory Errors**


- ☐ Memory leaks;
- ☐ Memory corruption;
- ☐ Allocation / de-allocation API mismatches
- ☐ Inconsistent memory API usage;
- ☐ Illegal memory access;
- ☐ Uninitialized memory read;

- **Threading Errors**


- ☐ Data races:
 - Heap races;
 - Stack races;
- ☐ Deadlocks;



Intel Inspector




Intel Inspector



Intel Inspector

r008ti3


 Collecting Data...

Target

Analysis Type

Collection Log

Summary




Please wait while result data is collected...

Estimated collection time may be 2 to 320 times normal target execution time. Data set size and workload have a direct impact on target execution time and analysis speed. If possible, choose small, representative data sets with runs in the seconds time range.


Memory Used by Analysis Tool and Target Application

Current memory usage (updated every second): 368 MB



Analysis Progress and Thread Activity

Elapsed time since collection start: 00:03:06

 Show details

Start

Stop

Close

Reset Growth Tracking

Measure Growth

Reset Leak Tracking

Find Leaks

Intel Inspector

r002ti3

Locate Deadlocks and Data Races

Target Analysis Type Collection Log Summary

Problems

ID	Type	Sources	Modules	State
P1	Data race	sumOMP.cpp	sum	New
	Data race	sumOMP.cpp:17	sum	New
	Data race	sumOMP.cpp:17	sum	New

1 of 6 Code Locations: Data race

Description	Source	Function	Module
Write	sumOMP.cpp:17	sum	sum
<pre>15 long unsigned int div = remainder / i; 16 long unsigned int mod = remainder % i; 17 digits[digit] += div; 18 remainder = mod * 10; 19 }</pre>			
Write	sumOMP.cpp:17	sum	sum
<pre>15 long unsigned int div = remainder / i; 16 long unsigned int mod = remainder % i; 17 digits[digit] += div; 18 remainder = mod * 10; 19 }</pre>			

sum!sum - sumOMP.cpp: 17

Tachyon

- **Tachyon:** a parallel/multiprocessor ray tracing software.
- Variable `col` is declared as global, but used by several threads;

The screenshot shows the Visual Studio IDE with the 'Locate Deadlocks and Data Races' tool open. The 'Problems' window displays a list of data race errors. The 'Code Locations: Data race' window shows the source code for the 'render_one_pixel' function in 'tachyon.find_and_fix_threading_errors.cpp'. The code includes a parallel task that updates a global variable 'col'.

ID	Type	Sources	Modules	State
P1	Data race	find_and_fix_threading_errors.cpp	tachyon.find_and_fix_threading_errors	New
	Data race	find_and_fix_threading_errors.cpp:105	tachyon.find_and_fix_threading_errors	New
	Data race	find_and_fix_threading_errors.cpp:105; find_a...	tachyon.find_and_fix_threading_errors	New
	Data race	find_and_fix_threading_errors.cpp:105; find_a...	tachyon.find_and_fix_threading_errors	New
	Data race	find_and_fix_threading_errors.cpp:105; find_a...	tachyon.find_and_fix_threading_errors	New
P2	Data race	xvideo.cpp	tachyon.find_and_fix_threading_errors	New
	Data race	xvideo.cpp:264	tachyon.find_and_fix_threading_errors	New
	Data race	xvideo.cpp:264	tachyon.find_and_fix_threading_errors	New

Description	Source	Function	Module
Read	find_and_fix_threading_errors.cpp:149	render_one_pixel	tachyon.find_and_fix_threading_errors
147	else if (G < 0) G = 0;		tachyon.find_and_fix_threading_errors!render_one_pixel - find_and_fix_threading_errors.cpp:149
148	B=(int) (col.b*255); //Threading Error: see comments near line 104		tachyon.find_and_fix_threading_errors!operator() - find_and_fix_threading_errors.cpp:202
149	if (B > 255) B = 255;		tachyon.find_and_fix_threading_errors!run_body - parallel_for.h:102
150	else if (B < 0) B = 0;		tachyon.find_and_fix_threading_errors!execute<tbb::interface6::internal::start_for<tbb::blocked_range2d<int, int>, parallel_task,
151			tachyon.find_and_fix_threading_errors!execute - parallel_for.h:108
Write	find_and_fix_threading_errors.cpp:105	render_one_pixel	tachyon.find_and_fix_threading_errors
103	primary.scene = &scene;		tachyon.find_and_fix_threading_errors!render_one_pixel - find_and_fix_threading_errors.cpp:105
104	col=trace(&primary); //Threading Error: col is a global variable declared at line 80		tachyon.find_and_fix_threading_errors!operator() - find_and_fix_threading_errors.cpp:202
105	//2 ways to fix this threading error		tachyon.find_and_fix_threading_errors!run_body - parallel_for.h:102
106	// 1) Make col a local variable		tachyon.find_and_fix_threading_errors!execute<tbb::interface6::internal::start_for<tbb::blocked_range2d<int, int>, parallel_task,
107			tachyon.find_and_fix_threading_errors!execute - parallel_for.h:108

Tachyon

- Solution with synchronization;
- Eliminating concurrency
 - Variable is not used outside function;
 - changing variable from global to local eliminates Synchronization;