



Multithreaded programming on hybrid parallel architectures

<u>Silvio Stanzani</u>, Raphael Cóbe, Rogério Iope, Jefferson Fialho
UNESP - Núcleo de Computação Científica
<u>silvio@ncc.unesp.br</u>, <u>rmcobe@ncc.unesp.br</u>,
rogerio@ncc.unesp.br, jfialho@ncc.unesp.br

Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

UNESP Center for Scientific Computing

- Consolidates scientific computing resources for São Paulo State University (UNESP) researchers
 - It mainly uses Grid computing paradigm

- Main users
 - UNESP researchers, students, and software developers
 - SPRACE (São Paulo Research and Analysis Center) physicists and students
 - ☐ Caltech, Fermilab, CERN
 - ☐ São Paulo CMS Tier-2 Facility

Open Positions

email to: cs-jobs[at]ncc unesp br

- High Performance Heterogeneous Computing
- Network Engineer/Architect
- Software-Defined Networking (SDN).
- Grid & Cloud Computing
- Data Science (Machine Learning)








Hybrid Parallel Architectures


- Heterogeneous computational systems:
 - Multicore processors;
 - Multi-level memory sub-system;
- Multi-level parallelism:
 - Processing core;
 - Chip multiprocessor;
 - Computing node;
 - Computing cluster;
- Hybrid Parallel architectures
 - Coprocessors and accelerators;

Scalar and Vector Instructions


- **Scalar** Code computes this oneelement at a time.
- Vector (or SIMD) Code computes more than one element at a time.
 - SIMD stands for Single Instruction
 Multiple Data.
- Vectorization
 - Loading data into cache accordingly;
 - Store elements on SIMD registers or vectors;
 - Iterations need to be independent;
 - Usually on inner loops.



SIMD



Hybrid Parallel Architectures



- Heterogeneous Multilevel Memory System
- Multilevel parallelism:
 - Instruction Level;
 - Vectorization;
 - Multithreading;
 - Multiprocessing;

Native Execution

Offloading

- Bus Communication
- Network
- QPI (Quick Path Interconnect)

Symmetric

- MPI
- Socket
- TCP/IP

Execution Mode

Device

- Intel Xeon Phi (KNC)
- Intel Xeon Phi (KNL)
- Intel FPGA


Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Intel Xeon and Intel® Xeon Phi™ Overview

Intel[®] Multicore Architecture






- Foundation of HPC Performance
- Suited for full scope of workloads
- Focus on fast single core/thread performance with "moderate" number of cores

Intel[®] Many Integrated Core Architecture









- Performance and performance/watt optimized for highly parallelized compute workloads
- IA extension to Manycore
- Many cores/threads with wide SIMD

Intel Xeon Architecture Overview




- •Socket: mechanical component that provides mechanical and electrical connections between a microprocessor and a printed circuit board (PCB).
- •QPI (Intel QuickPath Interconnect): high speed, packetized, point-to-point interconnection, that stitch together processors in distributed shared memory and integrated I/O platform architecture.



Intel® Xeon Phi™ Architecture Overview


Knights Core (KNC)



Intel® Xeon Phi™ Coprocessor Arch – System SW Perspective

- Large SMP UMA machine a set of x86 cores
 - 4 threads
 - □ 32 KB L1 I/D
 - □ 512 KB L2 per core
 - Supports loadable kernel modules
 - VM subsystem, File I/O
- Virtual Ethernet driver
 - supports NFS mounts from Intel® Xeon Phi™ Coprocessor
 - Support bridged network

Knights Landing (KNL)




Cluster modes

One single space address


Hemisphere:

the tiles are divided into two parts called hemisphere



Quadrant:

tiles are divided into two parts called hemisphere or into four parts called qudrants




01/08/16


Cluster modes

Cache data are isolated in each sub numa domain

SNC-2: the tiles are divided into two Numa Nodes




SNC-4: the tiles are divided into two Numa Nodes





01/08/16

Integrated On-Package Memory Usage Models

Integrated On-Package Memory Usage Models







Split Options: 25/75% or 50/50%

Cache Model	Flat Model	Hybrid Model				
Hardware automatically manages the MCDRAM as a "L3 cache" between CPU and ext DDR memory	Manually manage how the app uses the integrated on-package memory and external DDR for peak perf	Harness the benefits of both Cache and Flat models by segmenting the integrated on-package memory				
 App and/or data set is very large and will not fit into MCDRAM Unknown or unstructured memory access behavior 	 App or portion of an app or data set that can be, or is needed to be "locked" into MCDRAM so it doesn't get flushed out 	 Need to "lock" in a relatively small portion of an app or data set via the Flat model Remaining MCDRAM can then be configured as Cache 				


Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

OpenMP


- OpenMP is an acronym for Open Multi-Processing
- An Application Programming Interface (API) for developing parallel programs in shared memory architectures
- Three primary components of the API are:
 - Compiler Directives
 - Runtime Library Routines
 - Environment Variables
- De facto standard specified for C / C++ and FORTRAN
- http://www.openmp.org/
 - Specification, examples, tutorials and documentation

OpenMP



Time

OpenMP - Core elements



OpenMP Sample Program

```
N=25;
#pragma omp parallel for
for (i=0; i<N; i++)
    a[i] = a[i] + b;</pre>
```

	Thread 0				0	Thread 1					Thread 2					Thread 3					Thread 4				
i=	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24

OpenMP Sample Program

```
#include <stdio.h>
int main(){
  int r, c, i, j, *a , *b , *sum;
  char hn[600];
  #pragma omp parallel
   gethostname(hn,600);
   printf("hostname %s\n",hn);
  r=40000:
  c = 40000;
  a = (int*)malloc(r*c*sizeof(double));
  b = (int*)malloc(r*c*sizeof(double));
  sum = (int*)malloc(r*c*sizeof(double));
```

```
#pragma omp parallel for
  for(i=0; i<r; ++i)
    for(j=0; j<c; ++j) {
      a[i*r + i]=i+i;
      b[i*r + i]=i-i;
  #pragma omp parallel for
  for(i=0;i<r;++i)
    for(j=0;j< c;++j)
       sum[i*r+j] = a[i*r+j] + b[i*r+j];
  free(a);
  free(b);
  free(sum);
  return 0;
```

Compiling and running an OpenMP application

#Build the application for Multicore Architecture (Xeon) icc <source-code> -o <omp_binary> -fopenmp

#Launch the application on host ./omp_binary

Compiling and running an OpenMP application

export OMP_NUM_THREADS=10 ./OMP-hello

hello from hostname phi02.ncc.unesp.br Launch the application on the Coprocessor from host

Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Thread Affinity

Thread affinity:

- Restricts execution of certain threads to a subset of the physical processing units in a multiprocessor computer;
- OpenMP runtime library has the ability to bind OpenMP threads to physical processing units.

Thread Affinity - KMP_AFFINITY

- KMP_AFFINITY:
 - Environment variable that control the physical processing units that will execute threads of an application
- Syntax:


```
KMP_AFFINITY=
    [<modifier>,...]
    <type>
    [,<permute>]
    [,<offset>]
```

Example:


export KMP_AFFINITY=scatter

KMP_AFFINITY - Types


Compact



Scatter



Balanced



Thread Affinity Examples

compact xeon

```
export KMP_AFFINITY=compact,verbose ./OMP_hello
```

scatter xeon

export KMP_AFFINITY=scatter,verbose
./OMP_hello

Thread Affinity Physical Resources Mapping

OMP: Info #156: KMP_AFFINITY: 72 available OS procs

OMP: Info #179: KMP AFFINITY: 2 packages x 18

cores/pkg x 2 threads/core (36 cores)

OS proc to physical thread map:

OS proc 0 maps to package 0 core 0 thread 0
OS proc 36 maps to package 0 core 0 thread 1
OS proc 1 maps to package 0 core 1 thread 0
OS proc 37 maps to package 0 core 1 thread 1
OS proc 2 maps to package 0 core 2 thread 0
OS proc 38 maps to package 0 core 2 thread 1

OS proc 18 maps to package 1 core 0 thread 0 OS proc 54 maps to package 1 core 0 thread 1 OS proc 19 maps to package 1 core 1 thread 0 OS proc 55 maps to package 1 core 1 thread 1 OS proc 20 maps to package 1 core 2 thread 0 OS proc 56 maps to package 1 core 2 thread 1 OS proc 21 maps to package 1 core 3 thread 0

	Proce	ssor 1					Processor 2							
Coi	re 0	Core 1			••	Со	re 0	Core 1						
Thread 0	Thread 1	Thread 0	Thread 1			Thread 0	Thread 1	Thread 0	Thread 1					
Proc 0	Proc 36	Proc 1	Proc 37			Proc 18	Proc 54	Proc 19	Proc 55					

Thread Affinity compact x scatter

thread 0 bound to OS proc set {0,36} thread 1 bound to OS proc set {0,36} thread 2 bound to OS proc set {1,37} thread 3 bound to OS proc set {1,37} thread 4 bound to OS proc set {2,38} thread 5 bound to OS proc set {2,38} thread 6 bound to OS proc set {3,39} thread 7 bound to OS proc set {3,39} thread 8 bound to OS proc set {4,40} thread 9 bound to OS proc set {4,40}

thread 0 bound to OS proc set {0,36} thread 1 bound to OS proc set {18,54} thread 2 bound to OS proc set {1,37} thread 3 bound to OS proc set {19,55} thread 4 bound to OS proc set {2,38} thread 5 bound to OS proc set {20,56} thread 6 bound to OS proc set {3,39} thread 7 bound to OS proc set {21,57} thread 8 bound to OS proc set {4,40} thread 9 bound to OS proc set {22,58}


Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Identifying Parallelization Opportunities

Intel Advisor steps:

- 1º Include headers
- #include "advisor-annotate.h"
- 2º add include reference; link library





Linux - compiling / link with

<u>Advisor</u>

icpc -O2 -openmp

02_ReferenceVersion.cpp

-o 02 ReferenceVersion

-I/opt/intel/advisor/include/


-L/opt/intel/advisor/lib64/

Identifying Parallelization Opportunities


Intel Advisor Analysis:

- Survey
 - □ Vectorization of loops: detailed information about vectorization;
 - ☐ Total Time: elapsed time in each loop considering the time involved in internal loops;
 - ☐ Self Time: elapsed time in each loop without internal loops;
- Suitability
 - □ Speedup gains obtained parallelizing annotated loops;

Intel Advisor - Survey Data



Intel Advisor - Survey Data




Matrix Multiplication

```
for(i=0; i<msize; i++) {
     for(j=0; j<msize; j++) {
      for(k=0; k<msize; k++) {
              c[i][j] = c[i][j] + a[i][k] * b[k][j];
```


Intel Advisor – Check Suitability

Inserting advisor **Annotations key words** for Check Suitability: **ANNOTATE_SITE_BEGIN(id)**: before beginning of loop; **ANNOTATE_ITERATION_TASK(id)**: first line inside the loop; **ANNOTATE_SITE_END()**: after end of loop; ANNOTATE_SITE_BEGIN(MySite1); for(i=0; i<msize; i++) { ANNOTATE_ITERATION_TASK(MyTask1); for(k=0; k<msize; k++) for(j=0; j<msize; j++) { c[i][j] = c[i][j] + a[i][k] * b[k][j];ANNOTATE SITE END();

Intel Advisor – Check Suitability



Intel Advisor – Check Suitability



Agenda

- Hybrid Parallel Architectures
- Intel HPC Architectures
- OpenMP
- Thread Affinity
- Profiling with Intel Advisor (Threading Workflow)

Critical section

 In concurrent programming, concurrent accesses to shared resources can lead to unexpected or erroneous behavior;

 Regions of code where the shared resource is accessed, has to be protected against concurrent access and is known as critical section;

Challenge:

- Identify critical sections;
- Impose synchronization without loss of performance.

 Intel Inspector is a debugger tool that performs dynamic analysis. It is capable of identify the following errors:


Memory Errors


- Memory leaks;
- Memory corruption;
- ☐ Allocation / de-allocation API mismatches
- □ Inconsistent memory API usage;
- □ Illegal memory access;
- Uninitialized memory read;


Threading Errors


- Data races:
 - Heap races;
 - Stack races;
- Deadlocks;












Tachyon

- Tachyon: a parallel/multiprocessor ray tracing software.
- Variable col is declared as global, but used by several threads;



Tachyon

Solution with synchronization;

- Eliminating concurrency
 - Variable is not used outside function;
 - chaging variable from global to local eliminates Syncronization;