INTEL ONEAPI - SYCL & TOOL OVERVIEW


Version 2023.11

Agenda

- SYCL™ Overview
- CUDA® Overview
- SYCLomatics Overview
- oneAPI Direct vs API-based Programming
- SYCLomatics Environment Setup
- SYCLomatics Workshop: SortingNetwork

SYCL OVERVIEW

Overview of SYCL™



- Initiative by Khronos Group.
- Data/compute parallelism in C++
- Influence direction of C++ standard for supporting heterogenous compute.
- Modern heterogenous system (CPU, GPU, FPGA, accelerator)
- https://www.khronos.org/files/sycl/sycl-2020-reference-guide.pdf

Overview of SYCL™


```
#include <sycl/syscl.hpp>
#include <iostream>
using namespace sycl;
using namespace std;
int main() {
    // Allocate data buffer on host memory
    int hostData[512];
    // Create default workQueue to SYCL device
    queue workQueue;
    // Using {} block to ensure all SYCL tasks complete
    // before we move to next host code execution
        // Create buffer that contains host data
        buffer computeBuffer { hostData };
        workQueue.submit([&](handler & cmd group hdl)
            accessor kernelResult{computeBuffer, cmd_group_hdl};
            cmd_group_hdl.parallel_for(512, [=](auto idx){
                // Code logics for device kernel
                kernelResult[idx] = idx;
            }); // End of kernel function
        }); // End of command group
     for (int=0; i<512; i++) {
                                                               Device
         cout << "result["<<i<<"]="<<hostData[i]<<endl;</pre>
```

return 0;

Host code


- SYCL header file
- Avoids need for "sycl::"
- Queue Interface where host code submits parallelized task to SYCL device (CPU, GPU, FPGA, etc)
- **Buffer** shared array used in kernel function. Can be 3-dimension
- Command group indicates to compiler the scope of the execution and ownership of data/storage in SYCL device. Command group is submitted to SYCL device for parallel execution.
- 6 Accessor buffer that allows kernel function to access host memory.
- 7 **Handler** dispatch command group/kernel to SYCL device
 - **Kernel function** scope compiled by device compiler and executed on SYCL device

Overview of SYCL™



- 1 Intel implements SYCL specification through Intel oneAPI DPC++.
- Intel oneAPI Data Parallel C++/C++ compiler (icx) is SYCL compatible compiler built using LLVM compiler infrastructure and Clang front end.
- 3 DPC++ Runtime provides functionalities e.g. SYCL device discovery & scheduling, host and device memory management, kernel function runtime.


Overview of SYCL™ Architecture




https://intel.github.io/llvm-docs/design/PluginInterface.html # the-dpc-runtime-plugin-interface + the property of the prope

CUDA OVERVIEW

Overview of CUDA®





- 1 CUDA architecture is built around scalable array of SM (streaming multiprocessors). A SM is multi-threaded.
- A CUDA program is subdivided into thread block.
- Depending on NVIDIA GPU Architecture, #CUDA core per SM and #SM per GPU card is different. **Compute/Data parallelism** is done by **CUDA runtime** that schedules CUDA program blocks onto SM.

Overview of CUDA®




Figure 2. CUDA kernels are subdivided into blocks.

```
// Kernel - Adding two matrices MatA and MatB
_global__ void MatAdd(float MatA[N][N], float MatB[N][N],
float MatC[N][N])
{
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   int j = blockIdx.y * blockDim.y + threadIdx.y;
   if (i < N && j < N)
        MatC[i][j] = MatA[i][j] + MatB[i][j];
}
int main()
{
    ...
   // Matrix addition kernel launch from host code
    dim3 threadsPerBlock(16, 16);
    dim3 numBlocks((N + threadsPerBlock.x -1) / threadsPerBlock.x, (N+threadsPerBlock.y -1) / threadsPerBlock.y);
    MatAdd<<<numBlocks, threadsPerBlock>>>(MatA, MatB, MatC);
    ...
}
```

- 1 CUDA block and threads have built-in 3D variables:-
 - Thread: threadIndex.x|y|z
 - Block: blockIndex.x|y|z

CUDA thread block dimension is accessible within kernel by built-in blockDim.

Func<<<threadBlock, threadsInBlock>>>(args...)

Marks CUDA kernel.

Overview of CUDA ® Libraries

- NVIDIA provides a layer on top of the CUDA platform called CUDA-X, which is a collection of libraries, tools, and technologies.
- GPU-accelerated CUDA libraries enable drop-in acceleration across multiple domains such as linear algebra, image and video processing, deep learning, and graph analytics.

The NVIDIA CUDA toolkit comes with a wide collection of commonly used libraries. Many partners also contribute many libraries on the CUDA platform. Here is a list of some widely used libraries:

- . Mathematical libraries: cuBLAS, cuRAND, cuFFT, cuSPARSE, cuTENSOR, cuSOLVER
- · Parallel algorithm libraries: nvGRAPH, Thrust
- . Image and video libraries: nvJPEG, NPP, Optical Flow SDK
- Communication libraries: NVSHMEM, NCCL
- . Deep learning libraries: cuDNN, TensorRT, Riva, DALI
- Partner libraries: OpenCV, FFmpeg, ArrayFire, MAGMA


https://developer.nvidia.com/blog/cuda-refresher-the-gpu-computing-ecosystem/

SYCLOMATICS OVERVIEW

Overview of SYCLomatics

Also known as DPC++ Compatibility Tool

CUDA[†] to SYCL[†] Code Migration & Development Workflow



† Intel estimates as of March 2023. Based on measurements on a set of 85 HPC benchmarks and samples, with examples like Rodinia, SHOC, PENNANT. Results may vary.

‡ Other names and brands may be claimed as the property of others. SYCL is a trademark of the Khronos Group Inc


https://www.intel.com/content/www/us/en/docs/dpcpp-compatibility-tool/developer-guide-reference/2023-2/overview.html

Overview of SYCLomatics

- SYCLomatic supports specific version of CUDA Toolkit.
 Example, 2023.3 SYCLomatics tools support CUDA ver12.1
- SYCLomatics supports most popular CUDA libraries API but it is not a complete list. Please check https://www.intel.com/content/www/us/en/docs/dpcpp-compatibility-tool/developer-guide-reference/2023-2/cuda-api-migration-support-status.html

CUDA Library


- Mathematical libraries: cuBLAS, cuRAND, cuFFT, cuSPARSE, cuTENSOR, cuSOLVER
- Parallel algorithm libraries: nvGRAPH, Thrust
- . Image and video libraries: nvJPEG, NPP, Optical Flow SDK
- Communication libraries: NVSHMEM, NCCL
- . Deep learning libraries: cuDNN, TensorRT, Riva, DALI
- Partner libraries: OpenCV, FFmpeg, ArrayFire, MAGMA



ONEAPI API-BASED PROGRAMMING OVERVIEW

Overview of one API: Direct vs API-based Programming

oneAPI Libraries = foundational SYCL-based API libraries





```
#include <oneapi/dpl/algorithm>
#include <oneapi/dpl/execution>
#include <sycl/sycl.hpp>
using namespace sycl;
using namespace std;
int main() {
   int hostData[512][1024];
    auto lambda func = [](int &data) {
       // Computation on the HostData
    // Other compute logics
    // Maximize parallel execution on SYCL devices
   auto policy = oneapi::dpl::execution::dpcpp default;
    // Use block to make sure data destruction is done after all
    // parallellized tasks complete
      buffer<int> b(hostData, 512 * 1024);
      auto b begin = oneapi::dpl::begin(b);
      auto b end = oneapi::dpl::end(b);
       // Parallelize the computation
       std::for each(policy, b begin, b end, lambda func);
    // Print the result
    return 0:
```

SYCLOMATICS ENVIRONMENT SETUP

Setup: Visual Studio


- 1) Install Visual Studio 2019.
 - Select "Desktop Development with C++" and "Linux development with C++" in the workload section.
- 2) Install Visual Studio 2019 license key.





Setup: Intel one API Base Toolkit

- 1) From https://www.intel.com/content/www/us/en/developer/tools/oneapi/base-toolkit-download.html, select version 2023.02.
- 2) After oneAPI Base Toolkit installation completes, check that the integration of toolkit with Visual Studio.




Setup: Intel Graphic Driver

- 1) From https://www.intel.com/content/www/us/en/support/intel-driver-support-assistant.html, install Intel® Driver & Support Assistant (DSA).
- 2) Follow the step and upgrade the latest Graphic Driver for Windows system.

Setup: CUDA Toolkit

- 1) For 2023.03 release of oneAPI Base Toolkit, the supported CUDA® version is v12.1.
- 2) Download and install CUDA v12.1 from https://developer.nvidia.com/cuda-toolkit-archive



Setup: Git

- 1) From https://git-scm.com/download/win, install "64-bit Git for Windows".
- 2) After git installation is done, start command prompt and configure its network proxy setting

```
$ git config --global http.proxy http://proxy.png.intel.com:911
$ git config --global https.proxy http://proxy.png.intel.com:911
```

SYCLOMATICS DEMO

Workshop: sortingNetwork - 1/5

1) Start Windows PowerShell and initialize it with intel oneAPI environment

```
PS > cmd.exe "/K"'"C:\Program Files (x86)\Intel\oneAPI\setvars.bat" && powershell'
```

2) Git clone CUDA samples

```
PS > cd C:\Users\<user>\repos
PS > git clone https://github.com/NVIDIA/cuda-samples.git
```

3) Go to sortingNetworks samples

PS > cd cuda-samples\Samples\2 Concepts and Techniques\sortingNetworks

```
PS C:\Users\bong5\repos\cuda-samples\Samples\2_Concepts_and_Techniques\sortingNetworks>
 wsl tree
    Makefile
   NsightEclipse.xml
   - README.md
   - bitonicSort.cu
   - compile_commands.json
   - main.cpp
   · oddEvenMergeSort.cu
   sortingNetworks_common.cuh
    sortingNetworks_common.h
    sortingNetworks_validate.cpp
    sortingNetworks_vs2017.sln
   sortingNetworks_vs2017.vcxproj
    sortingNetworks_vs2019.sln
   sortingNetworks_vs2019.vcxproj
   sortingNetworks_vs2022.sln
    sortingNetworks_vs2022.vcxproj
```

Workshop: sortingNetwork - 2/5

4) Convert CUDA to SYCL

```
PS > dpct.exe --vcxprojfile=sortingNetworks_vs2019.vcxproj --in-root=..\..\.. --out-root=sycl_proj --gen-helper-function
```

Note:

- dpct.exe and c2s.exe are the same program (C2S renaming to DPCT).
- --in-root=..\..\.. :- points to the top directory of CUDA sample project.
- --gen-helper-function : Generate SYCLomatic helper header files to output
- --out-root=sycl_proj :- specify the output directory of the conversion

Workshop: sortingNetwork - 3/5

5) The converted SYCL source code:

```
repos\cuda-samples\Samples\2_Concepts_and_Techniques\sortingNetworks\sycl_proj> wsl tree

    MainSourceFiles.yaml

- common
   exception.h
   - helper_cuda.h
  — helper_cuda.h.yaml
  — helper_string.h
  - helper_timer.h
- include
 └─ dpct
      — device.hpp
      — dpct.hpp
       — memory.hpp
     __ util.hpp
  — 2_concepts_and_techniques
     - sortingnetworks
          bitonicSort.dp.cpp
           — main.cpp.dp.cpp
          — oddEvenMergeSort.dp.cpp
          — sortingNetworks_common.dp.hpp
          — sortingNetworks_common.dp.hpp.yaml
           sortingNetworks_common.h
          — sortingNetworks_validate.cpp
```

Note:

- MainSourceFiles.yaml :- CUDA to SYCL conversion log
- common/:- required CUDA Header files
- include/:- SYCL helper function
- samples/:- The SYCL converted source and header files

Workshop: sortingNetwork - 4/5

6) Let's increase the computation iteration in

sycl_proj\samples\2_concepts_and_techniques\sortingnetworks\main.cpp.
dp.cpp

```
int main(int argc, char **argv) try {
    <removed code chunk>

    const uint N = 1048576;
    const uint DIR = 0;
    const uint numValues = 65536;
    const uint numIterations = 1000;
```

7) Let's compile the SYCL code:


```
PS > cd sycl_proj\samples\2_concepts_and_techniques\sortingnetworks
PS > icpx -fsycl -I ../../Common -I ../../include *.cpp -o sort.exe
```

Workshop: sortingNetwork - 5/5

- 8) Start **Task Manager** and switch to **Performance** view.
- 9) Execute the SYCL program:

```
PS > Measure-Command { .\sort.exe }
```





Workshop: sortingNetwork – Tips

You may also add following code into main.cpp.dp.cpp:

```
Starting up CUDA context...

MapSMtoCores for SM 1.2 is undefined. Default to use 128 Cores/SM MapSMtoCores for SM 1.3 is undefined. Default to use 128 Cores/SM GPU Device 1: "Kepler" with compute capability 3.0

Running on device: Intel(R) Iris(R) Xe Graphics

Allocating and initializing host arrays...
```

Useful link

- https://www.intel.com/content/www/us/en/docs/dpcpp-compatibilitytool/developer-guide-reference/2023-2/dpct-namespace-usage-guide.html
- https://www.intel.com/content/www/us/en/docs/dpcpp-compatibilitytool/developer-guide-reference/2023-2/cuda-to-sycl-term-mapping-quickreference.html
- https://www.oneapi.io/blog/sycl-performance-for-nvidia-and-amd-gpusmatches-native-system-language/