{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":679212415,"defaultBranch":"main","name":"acrn-riscv","ownerLogin":"intel","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-08-16T10:44:47.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/17888862?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1709564831.0","currentOid":""},"activityList":{"items":[{"before":"8e3588b070b599e7ece5707503323739d3236cec","after":"eccad31751c5394077dbe92da1b3d6accf7f7f0a","ref":"refs/heads/riscv-dev","pushedAt":"2024-03-30T16:12:49.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"riscv: remove CONFIG_RISCV with CONFIG_RISCV64 replaced\n\ncurrently RISCV32 is not supported.\n\nSigned-off-by: Haicheng Li <haicheng.li@intel.com>","shortMessageHtmlLink":"riscv: remove CONFIG_RISCV with CONFIG_RISCV64 replaced"}},{"before":"5096f4d0dd3e26065250f1beee952620985e4f35","after":"3efa35c5e363dba7f8dbf8b1fad4f7ce49270443","ref":"refs/heads/macrn-dev","pushedAt":"2024-03-19T09:21:22.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"macrn: update the debug scripts\n\nSigned-off-by: Haicheng Li <haicheng.li@outlook.com>","shortMessageHtmlLink":"macrn: update the debug scripts"}},{"before":"e2b7012791b51c046e853393b09634e2d541b4c5","after":"8e3588b070b599e7ece5707503323739d3236cec","ref":"refs/heads/riscv-dev","pushedAt":"2024-03-19T09:11:59.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"riscv: fix timer overflow issue\n\nSigned-off-by: Haicheng Li <haicheng.li@intel.com>","shortMessageHtmlLink":"riscv: fix timer overflow issue"}},{"before":"3fdffddc53bd5a5f4fdbce4df34979e7619054f3","after":"5096f4d0dd3e26065250f1beee952620985e4f35","ref":"refs/heads/macrn-dev","pushedAt":"2024-03-19T05:02:32.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"macrn: update the debug scripts\n\nSigned-off-by: Haicheng Li <haicheng.li@outlook.com>","shortMessageHtmlLink":"macrn: update the debug scripts"}},{"before":null,"after":"3fdffddc53bd5a5f4fdbce4df34979e7619054f3","ref":"refs/heads/macrn-dev","pushedAt":"2024-03-04T15:07:11.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"macrn: enable PMP IO access vmexit\n\nSigned-off-by: Haicheng Li <haicheng.li@outlook.com>","shortMessageHtmlLink":"macrn: enable PMP IO access vmexit"}},{"before":"6dc2a42cbae1e917b60c4a949dc8aaeecd29eaa4","after":"e2b7012791b51c046e853393b09634e2d541b4c5","ref":"refs/heads/riscv-dev","pushedAt":"2024-03-04T15:06:55.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"riscv: fix timer overflow issue\n\nSigned-off-by: Haicheng Li <haicheng.li@intel.com>","shortMessageHtmlLink":"riscv: fix timer overflow issue"}},{"before":"6f419e86df570644b5bdc00b5913e0bb913744c0","after":null,"ref":"refs/heads/m-acrn","pushedAt":"2024-03-04T13:02:42.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"}},{"before":null,"after":"6dc2a42cbae1e917b60c4a949dc8aaeecd29eaa4","ref":"refs/heads/riscv-dev","pushedAt":"2024-03-04T13:00:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"macrn: enable PMP IO access vmexit\n\nSigned-off-by: Haicheng Li <haicheng.li@outlook.com>","shortMessageHtmlLink":"macrn: enable PMP IO access vmexit"}},{"before":"c0ecc6af4372ff92fff07a1c8d2cefbab186ffcf","after":null,"ref":"refs/heads/riscv-dev","pushedAt":"2024-03-04T12:59:48.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"}},{"before":null,"after":"6f419e86df570644b5bdc00b5913e0bb913744c0","ref":"refs/heads/m-acrn","pushedAt":"2024-03-04T12:59:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"riscv: reduce the sched_iorr scheduler HZ as the basic qemu freq is not correct for now\n\ncurrenly the sched tick is too frequent for handler to complete the timer irq handling.\n\nSigned-off-by: Haicheng Li <haicheng.li@outlook.com>","shortMessageHtmlLink":"riscv: reduce the sched_iorr scheduler HZ as the basic qemu freq is n…"}},{"before":null,"after":"c0ecc6af4372ff92fff07a1c8d2cefbab186ffcf","ref":"refs/heads/riscv-dev","pushedAt":"2023-10-30T15:18:22.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"riscv: add the Makefile, build, debug scripts for RISC-V port\n\nSigned-off-by: Haicheng Li <haicheng.li@intel.com>","shortMessageHtmlLink":"riscv: add the Makefile, build, debug scripts for RISC-V port"}},{"before":"8fb7de8002d2b2938e2ee8ea910e53f93d324526","after":"7789e0de124e9d9c81deec551d79538c43f3d86f","ref":"refs/heads/main","pushedAt":"2023-08-22T17:39:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"haicheng-li","name":"Haicheng Li","path":"/haicheng-li","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/86371588?s=80&v=4"},"commit":{"message":"Create README.md","shortMessageHtmlLink":"Create README.md"}},{"before":null,"after":"8fb7de8002d2b2938e2ee8ea910e53f93d324526","ref":"refs/heads/main","pushedAt":"2023-08-16T10:44:55.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"rdower","name":"Robert Dower","path":"/rdower","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15023397?s=80&v=4"},"commit":{"message":"add code_of_conduct, contributing agreement, and security.md file","shortMessageHtmlLink":"add code_of_conduct, contributing agreement, and security.md file"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEI2LTtwA","startCursor":null,"endCursor":null}},"title":"Activity · intel/acrn-riscv"}