{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":631517165,"defaultBranch":"llvm-target","name":"intel-xpu-backend-for-triton","ownerLogin":"intel","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-04-23T09:13:09.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/17888862?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1719010659.0","currentOid":""},"activityList":{"items":[{"before":"6709591c94ed5a4089da80bf615c0f6d1a6369f4","after":"2457d5b6a224921a52c52d4bc0389c84aed8465a","ref":"refs/heads/whitneywhtsang/tf32","pushedAt":"2024-06-21T23:07:26.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"[GEN] OCL TF32 DPAS built-in renamed\n\nSigned-off-by: Whitney Tsang <whitney.tsang@intel.com>","shortMessageHtmlLink":"[GEN] OCL TF32 DPAS built-in renamed"}},{"before":null,"after":"6709591c94ed5a4089da80bf615c0f6d1a6369f4","ref":"refs/heads/whitneywhtsang/tf32","pushedAt":"2024-06-21T22:57:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"[GEN] OCL TF32 DPAS built-in renamed\n\nSigned-off-by: Whitney Tsang <whitney.tsang@intel.com>","shortMessageHtmlLink":"[GEN] OCL TF32 DPAS built-in renamed"}},{"before":"9132108742380ea558935177f44feaf0beb8216b","after":"535a3f2c4b99f13d0557312fa25ffcee48253295","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T22:30:20.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"Use the GenISA for the 2D matrix load of the varianet 32b 8x8x2c. (#1427)\n\nThe OCL interface is in-correctly lowered to GenISA.\r\n\r\nUse the GenISA directly to work around the issue.\r\n\r\nhttps://github.com/intel/intel-xpu-backend-for-triton/issues/1426","shortMessageHtmlLink":"Use the GenISA for the 2D matrix load of the varianet 32b 8x8x2c. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2365757867\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/intel-xpu-backend-for-triton/issues/1427\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/intel-xpu-backend-for-triton/pull/1427/hovercard\" href=\"https://github.com/intel/intel-xpu-backend-for-triton/pull/1427\">#1427</a>"}},{"before":"29c988d8b29654fde16a7a4313c4cdc2865147f1","after":"29031a8f5a9ece253ca625e1b885a8710f9d9235","ref":"refs/heads/chengjun/llvm-target-2d-load-lowering-fix-issue","pushedAt":"2024-06-21T21:53:40.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"address review comment","shortMessageHtmlLink":"address review comment"}},{"before":"c73a770638ae0eec09a08281482670c5c8c5f9dc","after":"65866c392aed1d1538c61f909eaea4c94829d35d","ref":"refs/heads/whitneywhtsang/ocl_914","pushedAt":"2024-06-21T20:27:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"[GEN] Replace remaining GenISA usages with OCL for Matrix2DBlock operators\n\nSigned-off-by: Whitney Tsang <whitney.tsang@intel.com>","shortMessageHtmlLink":"[GEN] Replace remaining GenISA usages with OCL for Matrix2DBlock oper…"}},{"before":null,"after":"b448fa9c532db3bbd20d1b75f6cfeb6cc7f40c4b","ref":"refs/heads/hnam.fp8dpas","pushedAt":"2024-06-21T19:44:22.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"hwnam831","name":"HyoungWook Nam","path":"/hwnam831","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17243609?s=80&v=4"},"commit":{"message":"Temporary workaround to avoid compile error during fp8 2d block read.","shortMessageHtmlLink":"Temporary workaround to avoid compile error during fp8 2d block read."}},{"before":"60a3c71c7e92ecfb15650e0b9d33c6f7f4f956ac","after":"9132108742380ea558935177f44feaf0beb8216b","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T17:48:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gshimansky","name":"Gregory Shimansky","path":"/gshimansky","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11276794?s=80&v=4"},"commit":{"message":"Fixed boolean expressions when input parameters are empty (#1440)\n\nFixes #1439\r\n\r\nThe core Triton is a small number of people, and we receive many PRs\r\n(thank\r\nyou!).  To help us review your code more quickly, **if you are a new\r\ncontributor (less than 3 PRs merged) we ask that you complete the\r\nfollowing\r\ntasks and include the filled-out checklist in your PR description.**\r\n\r\nComplete the following tasks before sending your PR, and replace `[ ]`\r\nwith\r\n`[x]` to indicate you have done them.\r\n\r\n- [x] I am not making a trivial change, such as fixing a typo in a\r\ncomment.\r\n\r\n- [x] I have written a PR description following these\r\n  [rules](https://cbea.ms/git-commit/#why-not-how).\r\n\r\n- [x] I have run `pre-commit run --from-ref origin/main --to-ref HEAD`.\r\n\r\n- Select one of the following.\r\n  - [ ] I have added tests.\r\n    - `/test` for `lit` tests\r\n    - `/unittest` for C++ tests\r\n    - `/python/test` for end-to-end tests\r\n- [x] This PR does not need a test because `it does not change any\r\ntriton code`.\r\n\r\n- Select one of the following.\r\n  - [x] I have not added any `lit` tests.\r\n- [ ] The `lit` tests I have added follow these [best\r\npractices](https://mlir.llvm.org/getting_started/TestingGuide/#filecheck-best-practices),\r\nincluding the \"tests should be minimal\" section. (Usually running Python\r\ncode\r\n    and using the instructions it generates is not minimal.)\r\n\r\nSigned-off-by: Gregory Shimansky <gshimansky@gmail.com>","shortMessageHtmlLink":"Fixed boolean expressions when input parameters are empty (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2366848409\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/intel-xpu-backend-for-triton/issues/1440\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/intel-xpu-backend-for-triton/pull/1440/hovercard\" href=\"https://github.com/intel/intel-xpu-backend-for-triton/pull/1440\">#1440</a>)"}},{"before":"cf7245762491cf49140c767a10dbcd04ff870d8e","after":"c73a770638ae0eec09a08281482670c5c8c5f9dc","ref":"refs/heads/whitneywhtsang/ocl_914","pushedAt":"2024-06-21T17:06:17.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"[GEN] Replace remaining GenISA usages with OCL for Matrix2DBlock operators\n\nSigned-off-by: Whitney Tsang <whitney.tsang@intel.com>","shortMessageHtmlLink":"[GEN] Replace remaining GenISA usages with OCL for Matrix2DBlock oper…"}},{"before":"a384553fe8f9b9cda8626451e134fd9cfb8ecc46","after":null,"ref":"refs/heads/victor/raise-add-ptr-store","pushedAt":"2024-06-21T17:03:48.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"}},{"before":"cefc9ddb9ba5edaacc721db79e539d435ff359c2","after":"60a3c71c7e92ecfb15650e0b9d33c6f7f4f956ac","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T17:03:45.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"[RAISE-BP] Raise `tt.store` to block pointer (#1396)\n\nWhen the pointer argument to `tt.store` can be raised to a block\r\npointer, do so, creating a new `tt.store` operation with the same\r\narguments but with a changed pointer, taking the new block pointer.\r\n\r\n---------\r\n\r\nSigned-off-by: Victor Perez <victor.perez@codeplay.com>","shortMessageHtmlLink":"[RAISE-BP] Raise <code>tt.store</code> to block pointer (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2361941380\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/intel-xpu-backend-for-triton/issues/1396\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/intel-xpu-backend-for-triton/pull/1396/hovercard\" href=\"https://github.com/intel/intel-xpu-backend-for-triton/pull/1396\">#1396</a>)"}},{"before":null,"after":"779963219aa66b7a9be8eb9dd79c8b844ca23297","ref":"refs/heads/gregory/1439-fix-scheduled-workflows","pushedAt":"2024-06-21T16:10:52.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"gshimansky","name":"Gregory Shimansky","path":"/gshimansky","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11276794?s=80&v=4"},"commit":{"message":"Fixed boolean expressions\n\nSigned-off-by: Gregory Shimansky <gshimansky@gmail.com>","shortMessageHtmlLink":"Fixed boolean expressions"}},{"before":null,"after":"1d7907c0295b7df905c60610b48ee550874c4dec","ref":"refs/heads/jopperm/verify-load-store","pushedAt":"2024-06-21T15:27:54.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jopperm","name":"Julian Oppermann","path":"/jopperm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/302546?s=80&v=4"},"commit":{"message":"Add explicit verification of 2D load/stores\n\nSigned-off-by: Julian Oppermann <julian.oppermann@codeplay.com>","shortMessageHtmlLink":"Add explicit verification of 2D load/stores"}},{"before":null,"after":"a2feb30c1e1ab725ed0999a812690a39a9ada68b","ref":"refs/heads/victor/raise-add-ptr-more-tt-operands","pushedAt":"2024-06-21T15:09:56.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"victor-eds","name":"Victor Perez","path":"/victor-eds","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22130075?s=80&v=4"},"commit":{"message":"[RAISE-BP] Add `tt.broadcast` support as `tt.addptr` input\n\nAllow `tt.broadcast` input to `tt.addptr` when the ranks of source and\ndestination types are the same.\n\nSigned-off-by: Victor Perez <victor.perez@codeplay.com>","shortMessageHtmlLink":"[RAISE-BP] Add <code>tt.broadcast</code> support as <code>tt.addptr</code> input"}},{"before":"be4986db72c42fdde4885849c1727fcd185bb97e","after":"cefc9ddb9ba5edaacc721db79e539d435ff359c2","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T14:35:42.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Added GEMM benchmarks to CI (#1404)\n\nIssue is\r\nhttps://github.com/intel/intel-xpu-backend-for-triton/issues/1384\r\n\r\n---------\r\n\r\nCo-authored-by: Pavel Chekin <pavel.chekin@intel.com>","shortMessageHtmlLink":"Added GEMM benchmarks to CI (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2362676965\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/intel-xpu-backend-for-triton/issues/1404\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/intel-xpu-backend-for-triton/pull/1404/hovercard\" href=\"https://github.com/intel/intel-xpu-backend-for-triton/pull/1404\">#1404</a>)"}},{"before":"625d1c1def3e11ab2bbba9987a843d1fc392ae14","after":"e737dcf6e50c31a4bf20501931944986dfe8c683","ref":"refs/heads/egor/gemm_ci","pushedAt":"2024-06-21T13:58:11.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Merge branch 'llvm-target' into egor/gemm_ci","shortMessageHtmlLink":"Merge branch 'llvm-target' into egor/gemm_ci"}},{"before":"93afe7a8e793d4ae1f1f1da5fb6b53bebdb6c827","after":null,"ref":"refs/heads/jopperm/32b-prefetch","pushedAt":"2024-06-21T13:56:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"}},{"before":"9b19d523d9ea37720e9394d2738145905bccb2cc","after":"be4986db72c42fdde4885849c1727fcd185bb97e","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T13:56:50.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"Prevent 32-element wide prefetches for 32-bit dtypes on the block pointer path (#1401)\n\nEnsures that no overly wide prefetches are emitted and go unnoticed.\r\n\r\n---------\r\n\r\nSigned-off-by: Julian Oppermann <julian.oppermann@codeplay.com>","shortMessageHtmlLink":"Prevent 32-element wide prefetches for 32-bit dtypes on the block poi…"}},{"before":"4d8db81fdaa24d35f93af3dbb6e7fd2ac35bf67e","after":null,"ref":"refs/heads/whitneywhtsang/2dblockstore+","pushedAt":"2024-06-21T13:24:36.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"}},{"before":"8a921b0d000582c20c96bade488c0b5f9e42c7e8","after":"9b19d523d9ea37720e9394d2738145905bccb2cc","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T13:24:32.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"whitneywhtsang","name":"Whitney Tsang","path":"/whitneywhtsang","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/54643204?s=80&v=4"},"commit":{"message":"[GEN] Replace GenISA usages with OCL for `2Dblockstore` (#1407)\n\nSigned-off-by: Whitney Tsang <whitney.tsang@intel.com>","shortMessageHtmlLink":"[GEN] Replace GenISA usages with OCL for <code>2Dblockstore</code> (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2363285617\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/intel-xpu-backend-for-triton/issues/1407\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/intel-xpu-backend-for-triton/pull/1407/hovercard\" href=\"https://github.com/intel/intel-xpu-backend-for-triton/pull/1407\">#1407</a>)"}},{"before":"6f8a60f1a09e9fdd2f62ec1d28bcd57b2138d1df","after":"625d1c1def3e11ab2bbba9987a843d1fc392ae14","ref":"refs/heads/egor/gemm_ci","pushedAt":"2024-06-21T13:24:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Update triton-benchmarks.yml","shortMessageHtmlLink":"Update triton-benchmarks.yml"}},{"before":"b29b53ad1246a2f94540d91fb1f479227f5a067e","after":"6f8a60f1a09e9fdd2f62ec1d28bcd57b2138d1df","ref":"refs/heads/egor/gemm_ci","pushedAt":"2024-06-21T12:50:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"fixed file","shortMessageHtmlLink":"fixed file"}},{"before":"7f320ae7cf28bacdd8334f8878d16c4ca726f174","after":"b29b53ad1246a2f94540d91fb1f479227f5a067e","ref":"refs/heads/egor/gemm_ci","pushedAt":"2024-06-21T12:47:11.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"merged","shortMessageHtmlLink":"merged"}},{"before":"4b4efee783ada7f644a6facde01b73232095d7d3","after":null,"ref":"refs/heads/egor/perf_attn_ci","pushedAt":"2024-06-21T12:38:56.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"}},{"before":"3dbd04fcf6e0c60cf0af1d9ef53dd4a87897586d","after":"8a921b0d000582c20c96bade488c0b5f9e42c7e8","ref":"refs/heads/llvm-target","pushedAt":"2024-06-21T12:38:38.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Add CI run for flash attention POC (#1415)\n\npart of\r\nhttps://github.com/intel/intel-xpu-backend-for-triton/issues/1403\r\n\r\nFixes #1403\r\n\r\n---------\r\n\r\nCo-authored-by: Pavel Chekin <pavel.chekin@intel.com>","shortMessageHtmlLink":"Add CI run for flash attention POC (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2364490989\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/intel-xpu-backend-for-triton/issues/1415\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/intel-xpu-backend-for-triton/pull/1415/hovercard\" href=\"https://github.com/intel/intel-xpu-backend-for-triton/pull/1415\">#1415</a>)"}},{"before":"784c0a30ef41af54f2513f0ed4eb1020733dbb87","after":"7f320ae7cf28bacdd8334f8878d16c4ca726f174","ref":"refs/heads/egor/gemm_ci","pushedAt":"2024-06-21T12:32:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Update triton-benchmarks.yml","shortMessageHtmlLink":"Update triton-benchmarks.yml"}},{"before":"906b36699a854b77d937c231b4d07c14fcaefb87","after":"5e19a3cf38426cd73748b782c17cbd360808d565","ref":"refs/heads/victor/raise-add-ptr-more-operands","pushedAt":"2024-06-21T12:10:23.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"victor-eds","name":"Victor Perez","path":"/victor-eds","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22130075?s=80&v=4"},"commit":{"message":"Some cleanups","shortMessageHtmlLink":"Some cleanups"}},{"before":"df6a2a46804d0dc4ccd6d6aea3e3cdf4c6d8160c","after":"a384553fe8f9b9cda8626451e134fd9cfb8ecc46","ref":"refs/heads/victor/raise-add-ptr-store","pushedAt":"2024-06-21T12:08:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"victor-eds","name":"Victor Perez","path":"/victor-eds","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22130075?s=80&v=4"},"commit":{"message":"Format remark message","shortMessageHtmlLink":"Format remark message"}},{"before":"701d66c974c135a86b815364ad5a716295008d43","after":"784c0a30ef41af54f2513f0ed4eb1020733dbb87","ref":"refs/heads/egor/gemm_ci","pushedAt":"2024-06-21T11:58:42.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Merge branch 'llvm-target' into egor/gemm_ci","shortMessageHtmlLink":"Merge branch 'llvm-target' into egor/gemm_ci"}},{"before":"9e35d2c7d273241f6e9d013b95a8e903bf078168","after":"4b4efee783ada7f644a6facde01b73232095d7d3","ref":"refs/heads/egor/perf_attn_ci","pushedAt":"2024-06-21T11:58:36.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"Egor-Krivov","name":"Egor","path":"/Egor-Krivov","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5444879?s=80&v=4"},"commit":{"message":"Merge branch 'llvm-target' into egor/perf_attn_ci","shortMessageHtmlLink":"Merge branch 'llvm-target' into egor/perf_attn_ci"}},{"before":"fca1f7b2e2116a8ef6da634db39b29ad06bc069e","after":null,"ref":"refs/heads/victor/raise-add-ptr-load","pushedAt":"2024-06-21T11:20:32.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"victor-eds","name":"Victor Perez","path":"/victor-eds","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22130075?s=80&v=4"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEbAYj-wA","startCursor":null,"endCursor":null}},"title":"Activity · intel/intel-xpu-backend-for-triton"}