From f414d14b0a8c230baa7962b74e679e97c0dc62f1 Mon Sep 17 00:00:00 2001 From: "Larsen, Steffen" Date: Thu, 25 Aug 2022 03:10:44 -0700 Subject: [PATCH] [SYCL][ABI-break] Rename SYCL host-side math builtins Due to a bug in GCC versions older than 11.1 SYCL math builtins may fail to compile when using GCC as the host compiler. To work around this issue, this commit renames all host-side builtin implementations used by the SYCL math builtins. Signed-off-by: Larsen, Steffen --- sycl/CMakeLists.txt | 2 +- sycl/include/sycl/detail/builtins.hpp | 4 +- sycl/source/detail/builtins_common.cpp | 146 +- sycl/source/detail/builtins_geometric.cpp | 287 +- sycl/source/detail/builtins_integer.cpp | 763 ++- sycl/source/detail/builtins_math.cpp | 1194 ++-- sycl/source/detail/builtins_relational.cpp | 385 +- sycl/test/abi/sycl_symbols_linux.dump | 7164 ++++++++++---------- sycl/test/regression/host_builtins_gcc.cpp | 130 + 9 files changed, 5356 insertions(+), 4719 deletions(-) create mode 100644 sycl/test/regression/host_builtins_gcc.cpp diff --git a/sycl/CMakeLists.txt b/sycl/CMakeLists.txt index 0ecf1166be5f8..c0529635f4895 100644 --- a/sycl/CMakeLists.txt +++ b/sycl/CMakeLists.txt @@ -30,7 +30,7 @@ set(SYCL_MINOR_VERSION 7) set(SYCL_PATCH_VERSION 0) # Don't forget to re-enable sycl_symbols_windows.dump once we leave ABI-breaking # window! -set(SYCL_DEV_ABI_VERSION 12) +set(SYCL_DEV_ABI_VERSION 13) if (SYCL_ADD_DEV_VERSION_POSTFIX) set(SYCL_VERSION_POSTFIX "-${SYCL_DEV_ABI_VERSION}") endif() diff --git a/sycl/include/sycl/detail/builtins.hpp b/sycl/include/sycl/detail/builtins.hpp index 9203dd7dfdb56..9bca78518229d 100644 --- a/sycl/include/sycl/detail/builtins.hpp +++ b/sycl/include/sycl/detail/builtins.hpp @@ -25,8 +25,8 @@ #define __SYCL_EXTERN_IT2_SAME(Ret, prefix, call, Arg) #define __SYCL_EXTERN_IT3(Ret, prefix, call, Arg1, Arg2, Arg3) #else -#define __FUNC_PREFIX_OCL -#define __FUNC_PREFIX_CORE +#define __FUNC_PREFIX_OCL sycl_host_ +#define __FUNC_PREFIX_CORE sycl_host_ #define __SYCL_EXTERN_IT1(Ret, prefix, call, Arg) \ extern Ret __SYCL_PPCAT(prefix, call)(Arg) #define __SYCL_EXTERN_IT2_SAME(Ret, prefix, call, Arg) \ diff --git a/sycl/source/detail/builtins_common.cpp b/sycl/source/detail/builtins_common.cpp index 61a6f5cd63dd3..4e313a5432407 100644 --- a/sycl/source/detail/builtins_common.cpp +++ b/sycl/source/detail/builtins_common.cpp @@ -65,132 +65,154 @@ template inline T __sign(T x) { // --------------- 4.13.5 Common functions. Host implementations --------------- // fclamp -__SYCL_EXPORT s::cl_float fclamp(s::cl_float x, s::cl_float minval, - s::cl_float maxval) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fclamp(s::cl_float x, s::cl_float minval, + s::cl_float maxval) __NOEXC { return __fclamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_double fclamp(s::cl_double x, s::cl_double minval, - s::cl_double maxval) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fclamp(s::cl_double x, s::cl_double minval, + s::cl_double maxval) __NOEXC { return __fclamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_half fclamp(s::cl_half x, s::cl_half minval, - s::cl_half maxval) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fclamp(s::cl_half x, s::cl_half minval, + s::cl_half maxval) __NOEXC { return __fclamp(x, minval, maxval); } -MAKE_1V_2V_3V(fclamp, s::cl_float, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V_3V(fclamp, s::cl_double, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V_3V(fclamp, s::cl_half, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V_3V(sycl_host_fclamp, s::cl_float, s::cl_float, s::cl_float, + s::cl_float) +MAKE_1V_2V_3V(sycl_host_fclamp, s::cl_double, s::cl_double, s::cl_double, + s::cl_double) +MAKE_1V_2V_3V(sycl_host_fclamp, s::cl_half, s::cl_half, s::cl_half, s::cl_half) // degrees -__SYCL_EXPORT s::cl_float degrees(s::cl_float radians) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_degrees(s::cl_float radians) __NOEXC { return __degrees(radians); } -__SYCL_EXPORT s::cl_double degrees(s::cl_double radians) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_degrees(s::cl_double radians) __NOEXC { return __degrees(radians); } -__SYCL_EXPORT s::cl_half degrees(s::cl_half radians) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_degrees(s::cl_half radians) __NOEXC { return __degrees(radians); } -MAKE_1V(degrees, s::cl_float, s::cl_float) -MAKE_1V(degrees, s::cl_double, s::cl_double) -MAKE_1V(degrees, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_degrees, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_degrees, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_degrees, s::cl_half, s::cl_half) // fmin_common -__SYCL_EXPORT s::cl_float fmin_common(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fmin_common(s::cl_float x, + s::cl_float y) __NOEXC { return std::fmin(x, y); } -__SYCL_EXPORT s::cl_double fmin_common(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fmin_common(s::cl_double x, + s::cl_double y) __NOEXC { return std::fmin(x, y); } -__SYCL_EXPORT s::cl_half fmin_common(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fmin_common(s::cl_half x, + s::cl_half y) __NOEXC { return std::fmin(x, y); } -MAKE_1V_2V(fmin_common, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(fmin_common, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(fmin_common, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_fmin_common, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_fmin_common, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_fmin_common, s::cl_half, s::cl_half, s::cl_half) // fmax_common -__SYCL_EXPORT s::cl_float fmax_common(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fmax_common(s::cl_float x, + s::cl_float y) __NOEXC { return std::fmax(x, y); } -__SYCL_EXPORT s::cl_double fmax_common(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fmax_common(s::cl_double x, + s::cl_double y) __NOEXC { return std::fmax(x, y); } -__SYCL_EXPORT s::cl_half fmax_common(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fmax_common(s::cl_half x, + s::cl_half y) __NOEXC { return std::fmax(x, y); } -MAKE_1V_2V(fmax_common, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(fmax_common, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(fmax_common, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_fmax_common, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_fmax_common, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_fmax_common, s::cl_half, s::cl_half, s::cl_half) // mix -__SYCL_EXPORT s::cl_float mix(s::cl_float x, s::cl_float y, - s::cl_float a) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_mix(s::cl_float x, s::cl_float y, + s::cl_float a) __NOEXC { return __mix(x, y, a); } -__SYCL_EXPORT s::cl_double mix(s::cl_double x, s::cl_double y, - s::cl_double a) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_mix(s::cl_double x, s::cl_double y, + s::cl_double a) __NOEXC { return __mix(x, y, a); } -__SYCL_EXPORT s::cl_half mix(s::cl_half x, s::cl_half y, s::cl_half a) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_mix(s::cl_half x, s::cl_half y, + s::cl_half a) __NOEXC { return __mix(x, y, a); } -MAKE_1V_2V_3V(mix, s::cl_float, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V_3V(mix, s::cl_double, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V_3V(mix, s::cl_half, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V_3V(sycl_host_mix, s::cl_float, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V_3V(sycl_host_mix, s::cl_double, s::cl_double, s::cl_double, + s::cl_double) +MAKE_1V_2V_3V(sycl_host_mix, s::cl_half, s::cl_half, s::cl_half, s::cl_half) // radians -__SYCL_EXPORT s::cl_float radians(s::cl_float degrees) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_radians(s::cl_float degrees) __NOEXC { return __radians(degrees); } -__SYCL_EXPORT s::cl_double radians(s::cl_double degrees) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_radians(s::cl_double degrees) __NOEXC { return __radians(degrees); } -__SYCL_EXPORT s::cl_half radians(s::cl_half degrees) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_radians(s::cl_half degrees) __NOEXC { return __radians(degrees); } -MAKE_1V(radians, s::cl_float, s::cl_float) -MAKE_1V(radians, s::cl_double, s::cl_double) -MAKE_1V(radians, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_radians, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_radians, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_radians, s::cl_half, s::cl_half) // step -__SYCL_EXPORT s::cl_float step(s::cl_float edge, s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_step(s::cl_float edge, + s::cl_float x) __NOEXC { return __step(edge, x); } -__SYCL_EXPORT s::cl_double step(s::cl_double edge, s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_step(s::cl_double edge, + s::cl_double x) __NOEXC { return __step(edge, x); } -__SYCL_EXPORT s::cl_half step(s::cl_half edge, s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_step(s::cl_half edge, s::cl_half x) __NOEXC { return __step(edge, x); } -MAKE_1V_2V(step, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(step, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(step, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_step, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_step, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_step, s::cl_half, s::cl_half, s::cl_half) // smoothstep -__SYCL_EXPORT s::cl_float smoothstep(s::cl_float edge0, s::cl_float edge1, - s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_smoothstep(s::cl_float edge0, + s::cl_float edge1, + s::cl_float x) __NOEXC { return __smoothstep(edge0, edge1, x); } -__SYCL_EXPORT s::cl_double smoothstep(s::cl_double edge0, s::cl_double edge1, - s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_smoothstep(s::cl_double edge0, + s::cl_double edge1, + s::cl_double x) __NOEXC { return __smoothstep(edge0, edge1, x); } -__SYCL_EXPORT s::cl_half smoothstep(s::cl_half edge0, s::cl_half edge1, - s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_half +sycl_host_smoothstep(s::cl_half edge0, s::cl_half edge1, s::cl_half x) __NOEXC { return __smoothstep(edge0, edge1, x); } -MAKE_1V_2V_3V(smoothstep, s::cl_float, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V_3V(smoothstep, s::cl_double, s::cl_double, s::cl_double, +MAKE_1V_2V_3V(sycl_host_smoothstep, s::cl_float, s::cl_float, s::cl_float, + s::cl_float) +MAKE_1V_2V_3V(sycl_host_smoothstep, s::cl_double, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V_3V(smoothstep, s::cl_half, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V_3V(sycl_host_smoothstep, s::cl_half, s::cl_half, s::cl_half, + s::cl_half) // sign -__SYCL_EXPORT s::cl_float sign(s::cl_float x) __NOEXC { return __sign(x); } -__SYCL_EXPORT s::cl_double sign(s::cl_double x) __NOEXC { return __sign(x); } -__SYCL_EXPORT s::cl_half sign(s::cl_half x) __NOEXC { return __sign(x); } -MAKE_1V(sign, s::cl_float, s::cl_float) -MAKE_1V(sign, s::cl_double, s::cl_double) -MAKE_1V(sign, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_sign(s::cl_float x) __NOEXC { + return __sign(x); +} +__SYCL_EXPORT s::cl_double sycl_host_sign(s::cl_double x) __NOEXC { + return __sign(x); +} +__SYCL_EXPORT s::cl_half sycl_host_sign(s::cl_half x) __NOEXC { + return __sign(x); +} +MAKE_1V(sycl_host_sign, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_sign, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_sign, s::cl_half, s::cl_half) } // namespace __host_std diff --git a/sycl/source/detail/builtins_geometric.cpp b/sycl/source/detail/builtins_geometric.cpp index 17f549ad53b24..5105b7a263e3a 100644 --- a/sycl/source/detail/builtins_geometric.cpp +++ b/sycl/source/detail/builtins_geometric.cpp @@ -19,23 +19,23 @@ namespace d = s::detail; namespace __host_std { -__SYCL_EXPORT s::cl_float Dot(s::vec, s::vec); -__SYCL_EXPORT s::cl_float Dot(s::cl_float2, s::cl_float2); -__SYCL_EXPORT s::cl_float Dot(s::cl_float3, s::cl_float3); -__SYCL_EXPORT s::cl_float Dot(s::cl_float4, s::cl_float4); -__SYCL_EXPORT s::cl_double Dot(s::vec, s::vec); -__SYCL_EXPORT s::cl_double Dot(s::cl_double2, s::cl_double2); -__SYCL_EXPORT s::cl_double Dot(s::cl_double3, s::cl_double3); -__SYCL_EXPORT s::cl_double Dot(s::cl_double4, s::cl_double4); -__SYCL_EXPORT s::cl_half Dot(s::vec, s::vec); -__SYCL_EXPORT s::cl_half Dot(s::cl_half2, s::cl_half2); -__SYCL_EXPORT s::cl_half Dot(s::cl_half3, s::cl_half3); -__SYCL_EXPORT s::cl_half Dot(s::cl_half4, s::cl_half4); +__SYCL_EXPORT s::cl_float sycl_host_Dot(s::vec, s::vec); +__SYCL_EXPORT s::cl_float sycl_host_Dot(s::cl_float2, s::cl_float2); +__SYCL_EXPORT s::cl_float sycl_host_Dot(s::cl_float3, s::cl_float3); +__SYCL_EXPORT s::cl_float sycl_host_Dot(s::cl_float4, s::cl_float4); +__SYCL_EXPORT s::cl_double sycl_host_Dot(s::vec, s::vec); +__SYCL_EXPORT s::cl_double sycl_host_Dot(s::cl_double2, s::cl_double2); +__SYCL_EXPORT s::cl_double sycl_host_Dot(s::cl_double3, s::cl_double3); +__SYCL_EXPORT s::cl_double sycl_host_Dot(s::cl_double4, s::cl_double4); +__SYCL_EXPORT s::cl_half sycl_host_Dot(s::vec, s::vec); +__SYCL_EXPORT s::cl_half sycl_host_Dot(s::cl_half2, s::cl_half2); +__SYCL_EXPORT s::cl_half sycl_host_Dot(s::cl_half3, s::cl_half3); +__SYCL_EXPORT s::cl_half sycl_host_Dot(s::cl_half4, s::cl_half4); -__SYCL_EXPORT s::cl_int All(s::vec); -__SYCL_EXPORT s::cl_int All(s::cl_int2); -__SYCL_EXPORT s::cl_int All(s::cl_int3); -__SYCL_EXPORT s::cl_int All(s::cl_int4); +__SYCL_EXPORT s::cl_int sycl_host_All(s::vec); +__SYCL_EXPORT s::cl_int sycl_host_All(s::cl_int2); +__SYCL_EXPORT s::cl_int sycl_host_All(s::cl_int3); +__SYCL_EXPORT s::cl_int sycl_host_All(s::cl_int4); namespace { @@ -67,7 +67,7 @@ template inline typename sycl::detail::enable_if_t::value, typename T::element_type> __length(T t) { - return std::sqrt(Dot(t, t)); + return std::sqrt(sycl_host_Dot(t, t)); } template @@ -94,15 +94,15 @@ template inline typename sycl::detail::enable_if_t::value, typename T::element_type> __fast_length(T t) { - return std::sqrt(Dot(t, t)); + return std::sqrt(sycl_host_Dot(t, t)); } template inline typename sycl::detail::enable_if_t::value, T> __fast_normalize(T t) { - if (All(t == T(0.0f))) + if (sycl_host_All(t == T(0.0f))) return t; - typename T::element_type r = std::sqrt(Dot(t, t)); + typename T::element_type r = std::sqrt(sycl_host_Dot(t, t)); return t / T(r); } @@ -110,185 +110,244 @@ __fast_normalize(T t) { // --------------- 4.13.6 Geometric functions. Host implementations ------------ // cross -__SYCL_EXPORT s::cl_float3 cross(s::cl_float3 p0, s::cl_float3 p1) __NOEXC { +__SYCL_EXPORT s::cl_float3 sycl_host_cross(s::cl_float3 p0, + s::cl_float3 p1) __NOEXC { return __cross(p0, p1); } -__SYCL_EXPORT s::cl_float4 cross(s::cl_float4 p0, s::cl_float4 p1) __NOEXC { +__SYCL_EXPORT s::cl_float4 sycl_host_cross(s::cl_float4 p0, + s::cl_float4 p1) __NOEXC { return __cross(p0, p1); } -__SYCL_EXPORT s::cl_double3 cross(s::cl_double3 p0, s::cl_double3 p1) __NOEXC { +__SYCL_EXPORT s::cl_double3 sycl_host_cross(s::cl_double3 p0, + s::cl_double3 p1) __NOEXC { return __cross(p0, p1); } -__SYCL_EXPORT s::cl_double4 cross(s::cl_double4 p0, s::cl_double4 p1) __NOEXC { +__SYCL_EXPORT s::cl_double4 sycl_host_cross(s::cl_double4 p0, + s::cl_double4 p1) __NOEXC { return __cross(p0, p1); } -__SYCL_EXPORT s::cl_half3 cross(s::cl_half3 p0, s::cl_half3 p1) __NOEXC { +__SYCL_EXPORT s::cl_half3 sycl_host_cross(s::cl_half3 p0, + s::cl_half3 p1) __NOEXC { return __cross(p0, p1); } -__SYCL_EXPORT s::cl_half4 cross(s::cl_half4 p0, s::cl_half4 p1) __NOEXC { +__SYCL_EXPORT s::cl_half4 sycl_host_cross(s::cl_half4 p0, + s::cl_half4 p1) __NOEXC { return __cross(p0, p1); } // FMul -__SYCL_EXPORT s::cl_float FMul(s::cl_float p0, s::cl_float p1) { +__SYCL_EXPORT s::cl_float sycl_host_FMul(s::cl_float p0, s::cl_float p1) { return __FMul(p0, p1); } -__SYCL_EXPORT s::cl_double FMul(s::cl_double p0, s::cl_double p1) { +__SYCL_EXPORT s::cl_double sycl_host_FMul(s::cl_double p0, s::cl_double p1) { return __FMul(p0, p1); } -__SYCL_EXPORT s::cl_float FMul(s::cl_half p0, s::cl_half p1) { +__SYCL_EXPORT s::cl_float sycl_host_FMul(s::cl_half p0, s::cl_half p1) { return __FMul(p0, p1); } // Dot -MAKE_GEO_1V_2V_RS(Dot, __FMul_impl, s::cl_float, s::cl_float, s::cl_float) -MAKE_GEO_1V_2V_RS(Dot, __FMul_impl, s::cl_double, s::cl_double, s::cl_double) -MAKE_GEO_1V_2V_RS(Dot, __FMul_impl, s::cl_half, s::cl_half, s::cl_half) +MAKE_GEO_1V_2V_RS(sycl_host_Dot, __FMul_impl, s::cl_float, s::cl_float, + s::cl_float) +MAKE_GEO_1V_2V_RS(sycl_host_Dot, __FMul_impl, s::cl_double, s::cl_double, + s::cl_double) +MAKE_GEO_1V_2V_RS(sycl_host_Dot, __FMul_impl, s::cl_half, s::cl_half, + s::cl_half) // length -__SYCL_EXPORT s::cl_float length(s::cl_float p) { return __length(p); } -__SYCL_EXPORT s::cl_double length(s::cl_double p) { return __length(p); } -__SYCL_EXPORT s::cl_half length(s::cl_half p) { return __length(p); } -__SYCL_EXPORT s::cl_float length(s::vec p) { return __length(p); } -__SYCL_EXPORT s::cl_float length(s::cl_float2 p) { return __length(p); } -__SYCL_EXPORT s::cl_float length(s::cl_float3 p) { return __length(p); } -__SYCL_EXPORT s::cl_float length(s::cl_float4 p) { return __length(p); } -__SYCL_EXPORT s::cl_double length(s::vec p) { return __length(p); } -__SYCL_EXPORT s::cl_double length(s::cl_double2 p) { return __length(p); } -__SYCL_EXPORT s::cl_double length(s::cl_double3 p) { return __length(p); } -__SYCL_EXPORT s::cl_double length(s::cl_double4 p) { return __length(p); } -__SYCL_EXPORT s::cl_half length(s::vec p) { return __length(p); } -__SYCL_EXPORT s::cl_half length(s::cl_half2 p) { return __length(p); } -__SYCL_EXPORT s::cl_half length(s::cl_half3 p) { return __length(p); } -__SYCL_EXPORT s::cl_half length(s::cl_half4 p) { return __length(p); } +__SYCL_EXPORT s::cl_float sycl_host_length(s::cl_float p) { + return __length(p); +} +__SYCL_EXPORT s::cl_double sycl_host_length(s::cl_double p) { + return __length(p); +} +__SYCL_EXPORT s::cl_half sycl_host_length(s::cl_half p) { return __length(p); } +__SYCL_EXPORT s::cl_float sycl_host_length(s::vec p) { + return __length(p); +} +__SYCL_EXPORT s::cl_float sycl_host_length(s::cl_float2 p) { + return __length(p); +} +__SYCL_EXPORT s::cl_float sycl_host_length(s::cl_float3 p) { + return __length(p); +} +__SYCL_EXPORT s::cl_float sycl_host_length(s::cl_float4 p) { + return __length(p); +} +__SYCL_EXPORT s::cl_double sycl_host_length(s::vec p) { + return __length(p); +} +__SYCL_EXPORT s::cl_double sycl_host_length(s::cl_double2 p) { + return __length(p); +} +__SYCL_EXPORT s::cl_double sycl_host_length(s::cl_double3 p) { + return __length(p); +} +__SYCL_EXPORT s::cl_double sycl_host_length(s::cl_double4 p) { + return __length(p); +} +__SYCL_EXPORT s::cl_half sycl_host_length(s::vec p) { + return __length(p); +} +__SYCL_EXPORT s::cl_half sycl_host_length(s::cl_half2 p) { return __length(p); } +__SYCL_EXPORT s::cl_half sycl_host_length(s::cl_half3 p) { return __length(p); } +__SYCL_EXPORT s::cl_half sycl_host_length(s::cl_half4 p) { return __length(p); } // distance -__SYCL_EXPORT s::cl_float distance(s::cl_float p0, s::cl_float p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::cl_float p0, s::cl_float p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_float distance(s::vec p0, s::vec p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::vec p0, + s::vec p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_float distance(s::cl_float2 p0, s::cl_float2 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::cl_float2 p0, s::cl_float2 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_float distance(s::cl_float3 p0, s::cl_float3 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::cl_float3 p0, s::cl_float3 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_float distance(s::cl_float4 p0, s::cl_float4 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::cl_float4 p0, s::cl_float4 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_double distance(s::cl_double p0, s::cl_double p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_double sycl_host_distance(s::cl_double p0, + s::cl_double p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_float distance(s::vec p0, s::vec p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::vec p0, + s::vec p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_double distance(s::cl_double2 p0, s::cl_double2 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_double sycl_host_distance(s::cl_double2 p0, + s::cl_double2 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_double distance(s::cl_double3 p0, s::cl_double3 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_double sycl_host_distance(s::cl_double3 p0, + s::cl_double3 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_double distance(s::cl_double4 p0, s::cl_double4 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_double sycl_host_distance(s::cl_double4 p0, + s::cl_double4 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_half distance(s::cl_half p0, s::cl_half p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_half sycl_host_distance(s::cl_half p0, s::cl_half p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_float distance(s::vec p0, - s::vec p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_distance(s::vec p0, + s::vec p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_half distance(s::cl_half2 p0, s::cl_half2 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_half sycl_host_distance(s::cl_half2 p0, s::cl_half2 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_half distance(s::cl_half3 p0, s::cl_half3 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_half sycl_host_distance(s::cl_half3 p0, s::cl_half3 p1) { + return sycl_host_length(p0 - p1); } -__SYCL_EXPORT s::cl_half distance(s::cl_half4 p0, s::cl_half4 p1) { - return length(p0 - p1); +__SYCL_EXPORT s::cl_half sycl_host_distance(s::cl_half4 p0, s::cl_half4 p1) { + return sycl_host_length(p0 - p1); } // normalize -__SYCL_EXPORT s::cl_float normalize(s::cl_float p) { return __normalize(p); } -__SYCL_EXPORT s::cl_float normalize(s::vec p) { +__SYCL_EXPORT s::cl_float sycl_host_normalize(s::cl_float p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_float sycl_host_normalize(s::vec p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_float2 sycl_host_normalize(s::cl_float2 p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_float3 sycl_host_normalize(s::cl_float3 p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_float4 sycl_host_normalize(s::cl_float4 p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_double sycl_host_normalize(s::cl_double p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_double sycl_host_normalize(s::vec p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_double2 sycl_host_normalize(s::cl_double2 p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_double3 sycl_host_normalize(s::cl_double3 p) { + return __normalize(p); +} +__SYCL_EXPORT s::cl_double4 sycl_host_normalize(s::cl_double4 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_float2 normalize(s::cl_float2 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_float3 normalize(s::cl_float3 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_float4 normalize(s::cl_float4 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_double normalize(s::cl_double p) { return __normalize(p); } -__SYCL_EXPORT s::cl_double normalize(s::vec p) { +__SYCL_EXPORT s::cl_half sycl_host_normalize(s::cl_half p) { return __normalize(p); } -__SYCL_EXPORT s::cl_double2 normalize(s::cl_double2 p) { +__SYCL_EXPORT s::cl_half2 sycl_host_normalize(s::cl_half2 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_double3 normalize(s::cl_double3 p) { +__SYCL_EXPORT s::cl_half3 sycl_host_normalize(s::cl_half3 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_double4 normalize(s::cl_double4 p) { +__SYCL_EXPORT s::cl_half4 sycl_host_normalize(s::cl_half4 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_half normalize(s::cl_half p) { return __normalize(p); } -__SYCL_EXPORT s::cl_half2 normalize(s::cl_half2 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_half3 normalize(s::cl_half3 p) { return __normalize(p); } -__SYCL_EXPORT s::cl_half4 normalize(s::cl_half4 p) { return __normalize(p); } // fast_length -__SYCL_EXPORT s::cl_float fast_length(s::cl_float p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_length(s::cl_float p) { return __fast_length(p); } -__SYCL_EXPORT s::cl_float fast_length(s::vec p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_length(s::vec p) { return __fast_length(p); } -__SYCL_EXPORT s::cl_float fast_length(s::cl_float2 p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_length(s::cl_float2 p) { return __fast_length(p); } -__SYCL_EXPORT s::cl_float fast_length(s::cl_float3 p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_length(s::cl_float3 p) { return __fast_length(p); } -__SYCL_EXPORT s::cl_float fast_length(s::cl_float4 p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_length(s::cl_float4 p) { return __fast_length(p); } // fast_normalize -__SYCL_EXPORT s::cl_float fast_normalize(s::cl_float p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_normalize(s::cl_float p) { if (p == 0.0f) return p; - s::cl_float r = std::sqrt(FMul(p, p)); + s::cl_float r = std::sqrt(sycl_host_FMul(p, p)); return p / r; } -__SYCL_EXPORT s::cl_float fast_normalize(s::vec p) { +__SYCL_EXPORT s::cl_float sycl_host_fast_normalize(s::vec p) { return __fast_normalize(p); } -__SYCL_EXPORT s::cl_float2 fast_normalize(s::cl_float2 p) { +__SYCL_EXPORT s::cl_float2 sycl_host_fast_normalize(s::cl_float2 p) { return __fast_normalize(p); } -__SYCL_EXPORT s::cl_float3 fast_normalize(s::cl_float3 p) { +__SYCL_EXPORT s::cl_float3 sycl_host_fast_normalize(s::cl_float3 p) { return __fast_normalize(p); } -__SYCL_EXPORT s::cl_float4 fast_normalize(s::cl_float4 p) { +__SYCL_EXPORT s::cl_float4 sycl_host_fast_normalize(s::cl_float4 p) { return __fast_normalize(p); } // fast_distance -__SYCL_EXPORT s::cl_float fast_distance(s::cl_float p0, s::cl_float p1) { - return fast_length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_fast_distance(s::cl_float p0, + s::cl_float p1) { + return sycl_host_fast_length(p0 - p1); } -__SYCL_EXPORT s::cl_float fast_distance(s::vec p0, - s::vec p1) { - return fast_length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_fast_distance(s::vec p0, + s::vec p1) { + return sycl_host_fast_length(p0 - p1); } -__SYCL_EXPORT s::cl_float fast_distance(s::cl_float2 p0, s::cl_float2 p1) { - return fast_length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_fast_distance(s::cl_float2 p0, + s::cl_float2 p1) { + return sycl_host_fast_length(p0 - p1); } -__SYCL_EXPORT s::cl_float fast_distance(s::cl_float3 p0, s::cl_float3 p1) { - return fast_length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_fast_distance(s::cl_float3 p0, + s::cl_float3 p1) { + return sycl_host_fast_length(p0 - p1); } -__SYCL_EXPORT s::cl_float fast_distance(s::cl_float4 p0, s::cl_float4 p1) { - return fast_length(p0 - p1); +__SYCL_EXPORT s::cl_float sycl_host_fast_distance(s::cl_float4 p0, + s::cl_float4 p1) { + return sycl_host_fast_length(p0 - p1); } } // namespace __host_std diff --git a/sycl/source/detail/builtins_integer.cpp b/sycl/source/detail/builtins_integer.cpp index ef8bf66a7cd14..e1eb70940f066 100644 --- a/sycl/source/detail/builtins_integer.cpp +++ b/sycl/source/detail/builtins_integer.cpp @@ -237,623 +237,736 @@ template inline T __mul24(T x, T y) { return (x * y); } // --------------- 4.13.4 Integer functions. Host implementations -------------- // u_abs -__SYCL_EXPORT s::cl_uchar u_abs(s::cl_uchar x) __NOEXC { return x; } -__SYCL_EXPORT s::cl_ushort u_abs(s::cl_ushort x) __NOEXC { return x; } -__SYCL_EXPORT s::cl_uint u_abs(s::cl_uint x) __NOEXC { return x; } -__SYCL_EXPORT s::cl_ulong u_abs(s::cl_ulong x) __NOEXC { return x; } -MAKE_1V(u_abs, s::cl_uchar, s::cl_uchar) -MAKE_1V(u_abs, s::cl_ushort, s::cl_ushort) -MAKE_1V(u_abs, s::cl_uint, s::cl_uint) -MAKE_1V(u_abs, s::cl_ulong, s::cl_ulong) +__SYCL_EXPORT s::cl_uchar sycl_host_u_abs(s::cl_uchar x) __NOEXC { return x; } +__SYCL_EXPORT s::cl_ushort sycl_host_u_abs(s::cl_ushort x) __NOEXC { return x; } +__SYCL_EXPORT s::cl_uint sycl_host_u_abs(s::cl_uint x) __NOEXC { return x; } +__SYCL_EXPORT s::cl_ulong sycl_host_u_abs(s::cl_ulong x) __NOEXC { return x; } +MAKE_1V(sycl_host_u_abs, s::cl_uchar, s::cl_uchar) +MAKE_1V(sycl_host_u_abs, s::cl_ushort, s::cl_ushort) +MAKE_1V(sycl_host_u_abs, s::cl_uint, s::cl_uint) +MAKE_1V(sycl_host_u_abs, s::cl_ulong, s::cl_ulong) // s_abs -__SYCL_EXPORT s::cl_uchar s_abs(s::cl_char x) __NOEXC { return std::abs(x); } -__SYCL_EXPORT s::cl_ushort s_abs(s::cl_short x) __NOEXC { return std::abs(x); } -__SYCL_EXPORT s::cl_uint s_abs(s::cl_int x) __NOEXC { return std::abs(x); } -__SYCL_EXPORT s::cl_ulong s_abs(s::cl_long x) __NOEXC { return std::abs(x); } -MAKE_1V(s_abs, s::cl_uchar, s::cl_char) -MAKE_1V(s_abs, s::cl_ushort, s::cl_short) -MAKE_1V(s_abs, s::cl_uint, s::cl_int) -MAKE_1V(s_abs, s::cl_ulong, s::cl_long) +__SYCL_EXPORT s::cl_uchar sycl_host_s_abs(s::cl_char x) __NOEXC { + return std::abs(x); +} +__SYCL_EXPORT s::cl_ushort sycl_host_s_abs(s::cl_short x) __NOEXC { + return std::abs(x); +} +__SYCL_EXPORT s::cl_uint sycl_host_s_abs(s::cl_int x) __NOEXC { + return std::abs(x); +} +__SYCL_EXPORT s::cl_ulong sycl_host_s_abs(s::cl_long x) __NOEXC { + return std::abs(x); +} +MAKE_1V(sycl_host_s_abs, s::cl_uchar, s::cl_char) +MAKE_1V(sycl_host_s_abs, s::cl_ushort, s::cl_short) +MAKE_1V(sycl_host_s_abs, s::cl_uint, s::cl_int) +MAKE_1V(sycl_host_s_abs, s::cl_ulong, s::cl_long) // u_abs_diff -__SYCL_EXPORT s::cl_uchar u_abs_diff(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_abs_diff(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __abs_diff(x, y); } -__SYCL_EXPORT s::cl_ushort u_abs_diff(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_abs_diff(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __abs_diff(x, y); } -__SYCL_EXPORT s::cl_uint u_abs_diff(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_abs_diff(s::cl_uint x, + s::cl_uint y) __NOEXC { return __abs_diff(x, y); } -__SYCL_EXPORT s::cl_ulong u_abs_diff(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_abs_diff(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __abs_diff(x, y); } -MAKE_1V_2V(u_abs_diff, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_abs_diff, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_abs_diff, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_abs_diff, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_abs_diff, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_abs_diff, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_abs_diff, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_abs_diff, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_abs_diff -__SYCL_EXPORT s::cl_uchar s_abs_diff(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_s_abs_diff(s::cl_char x, + s::cl_char y) __NOEXC { return __abs_diff(x, y); } -__SYCL_EXPORT s::cl_ushort s_abs_diff(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_s_abs_diff(s::cl_short x, + s::cl_short y) __NOEXC { return __abs_diff(x, y); } -__SYCL_EXPORT s::cl_uint s_abs_diff(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_s_abs_diff(s::cl_int x, + s::cl_int y) __NOEXC { return __abs_diff(x, y); } -__SYCL_EXPORT s::cl_ulong s_abs_diff(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_s_abs_diff(s::cl_long x, + s::cl_long y) __NOEXC { return __abs_diff(x, y); } -MAKE_1V_2V(s_abs_diff, s::cl_uchar, s::cl_char, s::cl_char) -MAKE_1V_2V(s_abs_diff, s::cl_ushort, s::cl_short, s::cl_short) -MAKE_1V_2V(s_abs_diff, s::cl_uint, s::cl_int, s::cl_int) -MAKE_1V_2V(s_abs_diff, s::cl_ulong, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_abs_diff, s::cl_uchar, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_abs_diff, s::cl_ushort, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_abs_diff, s::cl_uint, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_abs_diff, s::cl_ulong, s::cl_long, s::cl_long) // u_add_sat -__SYCL_EXPORT s::cl_uchar u_add_sat(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_add_sat(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __u_add_sat(x, y); } -__SYCL_EXPORT s::cl_ushort u_add_sat(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_add_sat(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __u_add_sat(x, y); } -__SYCL_EXPORT s::cl_uint u_add_sat(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_add_sat(s::cl_uint x, + s::cl_uint y) __NOEXC { return __u_add_sat(x, y); } -__SYCL_EXPORT s::cl_ulong u_add_sat(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_add_sat(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __u_add_sat(x, y); } -MAKE_1V_2V(u_add_sat, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_add_sat, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_add_sat, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_add_sat, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_add_sat, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_add_sat, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_add_sat, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_add_sat, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_add_sat -__SYCL_EXPORT s::cl_char s_add_sat(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_add_sat(s::cl_char x, + s::cl_char y) __NOEXC { return __s_add_sat(x, y); } -__SYCL_EXPORT s::cl_short s_add_sat(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_add_sat(s::cl_short x, + s::cl_short y) __NOEXC { return __s_add_sat(x, y); } -__SYCL_EXPORT s::cl_int s_add_sat(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_add_sat(s::cl_int x, s::cl_int y) __NOEXC { return __s_add_sat(x, y); } -__SYCL_EXPORT s::cl_long s_add_sat(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_add_sat(s::cl_long x, + s::cl_long y) __NOEXC { return __s_add_sat(x, y); } -MAKE_1V_2V(s_add_sat, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_add_sat, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_add_sat, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_add_sat, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_add_sat, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_add_sat, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_add_sat, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_add_sat, s::cl_long, s::cl_long, s::cl_long) // u_hadd -__SYCL_EXPORT s::cl_uchar u_hadd(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_hadd(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __hadd(x, y); } -__SYCL_EXPORT s::cl_ushort u_hadd(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_hadd(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __hadd(x, y); } -__SYCL_EXPORT s::cl_uint u_hadd(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_hadd(s::cl_uint x, s::cl_uint y) __NOEXC { return __hadd(x, y); } -__SYCL_EXPORT s::cl_ulong u_hadd(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_hadd(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __hadd(x, y); } -MAKE_1V_2V(u_hadd, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_hadd, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_hadd, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_hadd, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_hadd, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_hadd, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_hadd, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_hadd, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_hadd -__SYCL_EXPORT s::cl_char s_hadd(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_hadd(s::cl_char x, s::cl_char y) __NOEXC { return __hadd(x, y); } -__SYCL_EXPORT s::cl_short s_hadd(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_hadd(s::cl_short x, + s::cl_short y) __NOEXC { return __hadd(x, y); } -__SYCL_EXPORT s::cl_int s_hadd(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_hadd(s::cl_int x, s::cl_int y) __NOEXC { return __hadd(x, y); } -__SYCL_EXPORT s::cl_long s_hadd(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_hadd(s::cl_long x, s::cl_long y) __NOEXC { return __hadd(x, y); } -MAKE_1V_2V(s_hadd, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_hadd, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_hadd, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_hadd, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_hadd, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_hadd, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_hadd, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_hadd, s::cl_long, s::cl_long, s::cl_long) // u_rhadd -__SYCL_EXPORT s::cl_uchar u_rhadd(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_rhadd(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __rhadd(x, y); } -__SYCL_EXPORT s::cl_ushort u_rhadd(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_rhadd(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __rhadd(x, y); } -__SYCL_EXPORT s::cl_uint u_rhadd(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_rhadd(s::cl_uint x, s::cl_uint y) __NOEXC { return __rhadd(x, y); } -__SYCL_EXPORT s::cl_ulong u_rhadd(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_rhadd(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __rhadd(x, y); } -MAKE_1V_2V(u_rhadd, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_rhadd, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_rhadd, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_rhadd, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_rhadd, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_rhadd, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_rhadd, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_rhadd, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_rhadd -__SYCL_EXPORT s::cl_char s_rhadd(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_rhadd(s::cl_char x, s::cl_char y) __NOEXC { return __rhadd(x, y); } -__SYCL_EXPORT s::cl_short s_rhadd(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_rhadd(s::cl_short x, + s::cl_short y) __NOEXC { return __rhadd(x, y); } -__SYCL_EXPORT s::cl_int s_rhadd(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_rhadd(s::cl_int x, s::cl_int y) __NOEXC { return __rhadd(x, y); } -__SYCL_EXPORT s::cl_long s_rhadd(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_rhadd(s::cl_long x, s::cl_long y) __NOEXC { return __rhadd(x, y); } -MAKE_1V_2V(s_rhadd, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_rhadd, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_rhadd, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_rhadd, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_rhadd, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_rhadd, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_rhadd, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_rhadd, s::cl_long, s::cl_long, s::cl_long) // u_clamp -__SYCL_EXPORT s::cl_uchar u_clamp(s::cl_uchar x, s::cl_uchar minval, - s::cl_uchar maxval) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_clamp(s::cl_uchar x, s::cl_uchar minval, + s::cl_uchar maxval) __NOEXC { return __clamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_ushort u_clamp(s::cl_ushort x, s::cl_ushort minval, - s::cl_ushort maxval) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_clamp(s::cl_ushort x, + s::cl_ushort minval, + s::cl_ushort maxval) __NOEXC { return __clamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_uint u_clamp(s::cl_uint x, s::cl_uint minval, - s::cl_uint maxval) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_clamp(s::cl_uint x, s::cl_uint minval, + s::cl_uint maxval) __NOEXC { return __clamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_ulong u_clamp(s::cl_ulong x, s::cl_ulong minval, - s::cl_ulong maxval) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_clamp(s::cl_ulong x, s::cl_ulong minval, + s::cl_ulong maxval) __NOEXC { return __clamp(x, minval, maxval); } -MAKE_1V_2V_3V(u_clamp, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V_3V(u_clamp, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V_3V(u_clamp, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V_3V(u_clamp, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_ulong) -MAKE_1V_2S_3S(u_clamp, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2S_3S(u_clamp, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2S_3S(u_clamp, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2S_3S(u_clamp, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V_3V(sycl_host_u_clamp, s::cl_uchar, s::cl_uchar, s::cl_uchar, + s::cl_uchar) +MAKE_1V_2V_3V(sycl_host_u_clamp, s::cl_ushort, s::cl_ushort, s::cl_ushort, + s::cl_ushort) +MAKE_1V_2V_3V(sycl_host_u_clamp, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V_3V(sycl_host_u_clamp, s::cl_ulong, s::cl_ulong, s::cl_ulong, + s::cl_ulong) +MAKE_1V_2S_3S(sycl_host_u_clamp, s::cl_uchar, s::cl_uchar, s::cl_uchar, + s::cl_uchar) +MAKE_1V_2S_3S(sycl_host_u_clamp, s::cl_ushort, s::cl_ushort, s::cl_ushort, + s::cl_ushort) +MAKE_1V_2S_3S(sycl_host_u_clamp, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2S_3S(sycl_host_u_clamp, s::cl_ulong, s::cl_ulong, s::cl_ulong, + s::cl_ulong) // s_clamp -__SYCL_EXPORT s::cl_char s_clamp(s::cl_char x, s::cl_char minval, - s::cl_char maxval) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_clamp(s::cl_char x, s::cl_char minval, + s::cl_char maxval) __NOEXC { return __clamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_short s_clamp(s::cl_short x, s::cl_short minval, - s::cl_short maxval) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_clamp(s::cl_short x, s::cl_short minval, + s::cl_short maxval) __NOEXC { return __clamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_int s_clamp(s::cl_int x, s::cl_int minval, - s::cl_int maxval) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_clamp(s::cl_int x, s::cl_int minval, + s::cl_int maxval) __NOEXC { return __clamp(x, minval, maxval); } -__SYCL_EXPORT s::cl_long s_clamp(s::cl_long x, s::cl_long minval, - s::cl_long maxval) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_clamp(s::cl_long x, s::cl_long minval, + s::cl_long maxval) __NOEXC { return __clamp(x, minval, maxval); } -MAKE_1V_2V_3V(s_clamp, s::cl_char, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V_3V(s_clamp, s::cl_short, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V_3V(s_clamp, s::cl_int, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V_3V(s_clamp, s::cl_long, s::cl_long, s::cl_long, s::cl_long) -MAKE_1V_2S_3S(s_clamp, s::cl_char, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2S_3S(s_clamp, s::cl_short, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2S_3S(s_clamp, s::cl_int, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2S_3S(s_clamp, s::cl_long, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V_3V(sycl_host_s_clamp, s::cl_char, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V_3V(sycl_host_s_clamp, s::cl_short, s::cl_short, s::cl_short, + s::cl_short) +MAKE_1V_2V_3V(sycl_host_s_clamp, s::cl_int, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V_3V(sycl_host_s_clamp, s::cl_long, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2S_3S(sycl_host_s_clamp, s::cl_char, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2S_3S(sycl_host_s_clamp, s::cl_short, s::cl_short, s::cl_short, + s::cl_short) +MAKE_1V_2S_3S(sycl_host_s_clamp, s::cl_int, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2S_3S(sycl_host_s_clamp, s::cl_long, s::cl_long, s::cl_long, s::cl_long) // clz -__SYCL_EXPORT s::cl_uchar clz(s::cl_uchar x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_char clz(s::cl_char x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_ushort clz(s::cl_ushort x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_short clz(s::cl_short x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_uint clz(s::cl_uint x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_int clz(s::cl_int x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_ulong clz(s::cl_ulong x) __NOEXC { return __clz(x); } -__SYCL_EXPORT s::cl_long clz(s::cl_long x) __NOEXC { return __clz(x); } -MAKE_1V(clz, s::cl_uchar, s::cl_uchar) -MAKE_1V(clz, s::cl_char, s::cl_char) -MAKE_1V(clz, s::cl_ushort, s::cl_ushort) -MAKE_1V(clz, s::cl_short, s::cl_short) -MAKE_1V(clz, s::cl_uint, s::cl_uint) -MAKE_1V(clz, s::cl_int, s::cl_int) -MAKE_1V(clz, s::cl_ulong, s::cl_ulong) -MAKE_1V(clz, s::cl_long, s::cl_long) +__SYCL_EXPORT s::cl_uchar sycl_host_clz(s::cl_uchar x) __NOEXC { + return __clz(x); +} +__SYCL_EXPORT s::cl_char sycl_host_clz(s::cl_char x) __NOEXC { + return __clz(x); +} +__SYCL_EXPORT s::cl_ushort sycl_host_clz(s::cl_ushort x) __NOEXC { + return __clz(x); +} +__SYCL_EXPORT s::cl_short sycl_host_clz(s::cl_short x) __NOEXC { + return __clz(x); +} +__SYCL_EXPORT s::cl_uint sycl_host_clz(s::cl_uint x) __NOEXC { + return __clz(x); +} +__SYCL_EXPORT s::cl_int sycl_host_clz(s::cl_int x) __NOEXC { return __clz(x); } +__SYCL_EXPORT s::cl_ulong sycl_host_clz(s::cl_ulong x) __NOEXC { + return __clz(x); +} +__SYCL_EXPORT s::cl_long sycl_host_clz(s::cl_long x) __NOEXC { + return __clz(x); +} +MAKE_1V(sycl_host_clz, s::cl_uchar, s::cl_uchar) +MAKE_1V(sycl_host_clz, s::cl_char, s::cl_char) +MAKE_1V(sycl_host_clz, s::cl_ushort, s::cl_ushort) +MAKE_1V(sycl_host_clz, s::cl_short, s::cl_short) +MAKE_1V(sycl_host_clz, s::cl_uint, s::cl_uint) +MAKE_1V(sycl_host_clz, s::cl_int, s::cl_int) +MAKE_1V(sycl_host_clz, s::cl_ulong, s::cl_ulong) +MAKE_1V(sycl_host_clz, s::cl_long, s::cl_long) // ctz -__SYCL_EXPORT s::cl_uchar ctz(s::cl_uchar x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_char ctz(s::cl_char x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_ushort ctz(s::cl_ushort x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_short ctz(s::cl_short x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_uint ctz(s::cl_uint x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_int ctz(s::cl_int x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_ulong ctz(s::cl_ulong x) __NOEXC { return __ctz(x); } -__SYCL_EXPORT s::cl_long ctz(s::cl_long x) __NOEXC { return __ctz(x); } -MAKE_1V(ctz, s::cl_uchar, s::cl_uchar) -MAKE_1V(ctz, s::cl_char, s::cl_char) -MAKE_1V(ctz, s::cl_ushort, s::cl_ushort) -MAKE_1V(ctz, s::cl_short, s::cl_short) -MAKE_1V(ctz, s::cl_uint, s::cl_uint) -MAKE_1V(ctz, s::cl_int, s::cl_int) -MAKE_1V(ctz, s::cl_ulong, s::cl_ulong) -MAKE_1V(ctz, s::cl_long, s::cl_long) +__SYCL_EXPORT s::cl_uchar sycl_host_ctz(s::cl_uchar x) __NOEXC { + return __ctz(x); +} +__SYCL_EXPORT s::cl_char sycl_host_ctz(s::cl_char x) __NOEXC { + return __ctz(x); +} +__SYCL_EXPORT s::cl_ushort sycl_host_ctz(s::cl_ushort x) __NOEXC { + return __ctz(x); +} +__SYCL_EXPORT s::cl_short sycl_host_ctz(s::cl_short x) __NOEXC { + return __ctz(x); +} +__SYCL_EXPORT s::cl_uint sycl_host_ctz(s::cl_uint x) __NOEXC { + return __ctz(x); +} +__SYCL_EXPORT s::cl_int sycl_host_ctz(s::cl_int x) __NOEXC { return __ctz(x); } +__SYCL_EXPORT s::cl_ulong sycl_host_ctz(s::cl_ulong x) __NOEXC { + return __ctz(x); +} +__SYCL_EXPORT s::cl_long sycl_host_ctz(s::cl_long x) __NOEXC { + return __ctz(x); +} +MAKE_1V(sycl_host_ctz, s::cl_uchar, s::cl_uchar) +MAKE_1V(sycl_host_ctz, s::cl_char, s::cl_char) +MAKE_1V(sycl_host_ctz, s::cl_ushort, s::cl_ushort) +MAKE_1V(sycl_host_ctz, s::cl_short, s::cl_short) +MAKE_1V(sycl_host_ctz, s::cl_uint, s::cl_uint) +MAKE_1V(sycl_host_ctz, s::cl_int, s::cl_int) +MAKE_1V(sycl_host_ctz, s::cl_ulong, s::cl_ulong) +MAKE_1V(sycl_host_ctz, s::cl_long, s::cl_long) // s_mul_hi -__SYCL_EXPORT s::cl_char s_mul_hi(s::cl_char a, s::cl_char b) { +__SYCL_EXPORT s::cl_char sycl_host_s_mul_hi(s::cl_char a, s::cl_char b) { return __mul_hi(a, b); } -__SYCL_EXPORT s::cl_short s_mul_hi(s::cl_short a, s::cl_short b) { +__SYCL_EXPORT s::cl_short sycl_host_s_mul_hi(s::cl_short a, s::cl_short b) { return __mul_hi(a, b); } -__SYCL_EXPORT s::cl_int s_mul_hi(s::cl_int a, s::cl_int b) { +__SYCL_EXPORT s::cl_int sycl_host_s_mul_hi(s::cl_int a, s::cl_int b) { return __mul_hi(a, b); } -__SYCL_EXPORT s::cl_long s_mul_hi(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_mul_hi(s::cl_long x, + s::cl_long y) __NOEXC { return __s_long_mul_hi(x, y); } -MAKE_1V_2V(s_mul_hi, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_mul_hi, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_mul_hi, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_mul_hi, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_mul_hi, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_mul_hi, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_mul_hi, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_mul_hi, s::cl_long, s::cl_long, s::cl_long) // u_mul_hi -__SYCL_EXPORT s::cl_uchar u_mul_hi(s::cl_uchar a, s::cl_uchar b) { +__SYCL_EXPORT s::cl_uchar sycl_host_u_mul_hi(s::cl_uchar a, s::cl_uchar b) { return __mul_hi(a, b); } -__SYCL_EXPORT s::cl_ushort u_mul_hi(s::cl_ushort a, s::cl_ushort b) { +__SYCL_EXPORT s::cl_ushort sycl_host_u_mul_hi(s::cl_ushort a, s::cl_ushort b) { return __mul_hi(a, b); } -__SYCL_EXPORT s::cl_uint u_mul_hi(s::cl_uint a, s::cl_uint b) { +__SYCL_EXPORT s::cl_uint sycl_host_u_mul_hi(s::cl_uint a, s::cl_uint b) { return __mul_hi(a, b); } -__SYCL_EXPORT s::cl_ulong u_mul_hi(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_mul_hi(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __u_long_mul_hi(x, y); } -MAKE_1V_2V(u_mul_hi, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_mul_hi, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_mul_hi, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_mul_hi, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_mul_hi, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_mul_hi, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_mul_hi, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_mul_hi, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_mad_hi -__SYCL_EXPORT s::cl_char s_mad_hi(s::cl_char x, s::cl_char minval, - s::cl_char maxval) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_mad_hi(s::cl_char x, s::cl_char minval, + s::cl_char maxval) __NOEXC { return __mad_hi(x, minval, maxval); } -__SYCL_EXPORT s::cl_short s_mad_hi(s::cl_short x, s::cl_short minval, - s::cl_short maxval) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_mad_hi(s::cl_short x, s::cl_short minval, + s::cl_short maxval) __NOEXC { return __mad_hi(x, minval, maxval); } -__SYCL_EXPORT s::cl_int s_mad_hi(s::cl_int x, s::cl_int minval, - s::cl_int maxval) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_mad_hi(s::cl_int x, s::cl_int minval, + s::cl_int maxval) __NOEXC { return __mad_hi(x, minval, maxval); } -__SYCL_EXPORT s::cl_long s_mad_hi(s::cl_long x, s::cl_long minval, - s::cl_long maxval) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_mad_hi(s::cl_long x, s::cl_long minval, + s::cl_long maxval) __NOEXC { return __s_long_mad_hi(x, minval, maxval); } -MAKE_1V_2V_3V(s_mad_hi, s::cl_char, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V_3V(s_mad_hi, s::cl_short, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V_3V(s_mad_hi, s::cl_int, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V_3V(s_mad_hi, s::cl_long, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V_3V(sycl_host_s_mad_hi, s::cl_char, s::cl_char, s::cl_char, + s::cl_char) +MAKE_1V_2V_3V(sycl_host_s_mad_hi, s::cl_short, s::cl_short, s::cl_short, + s::cl_short) +MAKE_1V_2V_3V(sycl_host_s_mad_hi, s::cl_int, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V_3V(sycl_host_s_mad_hi, s::cl_long, s::cl_long, s::cl_long, + s::cl_long) // u_mad_hi -__SYCL_EXPORT s::cl_uchar u_mad_hi(s::cl_uchar x, s::cl_uchar minval, - s::cl_uchar maxval) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_mad_hi(s::cl_uchar x, s::cl_uchar minval, + s::cl_uchar maxval) __NOEXC { return __mad_hi(x, minval, maxval); } -__SYCL_EXPORT s::cl_ushort u_mad_hi(s::cl_ushort x, s::cl_ushort minval, - s::cl_ushort maxval) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_mad_hi(s::cl_ushort x, + s::cl_ushort minval, + s::cl_ushort maxval) __NOEXC { return __mad_hi(x, minval, maxval); } -__SYCL_EXPORT s::cl_uint u_mad_hi(s::cl_uint x, s::cl_uint minval, - s::cl_uint maxval) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_mad_hi(s::cl_uint x, s::cl_uint minval, + s::cl_uint maxval) __NOEXC { return __mad_hi(x, minval, maxval); } -__SYCL_EXPORT s::cl_ulong u_mad_hi(s::cl_ulong x, s::cl_ulong minval, - s::cl_ulong maxval) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_mad_hi(s::cl_ulong x, s::cl_ulong minval, + s::cl_ulong maxval) __NOEXC { return __u_long_mad_hi(x, minval, maxval); } -MAKE_1V_2V_3V(u_mad_hi, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V_3V(u_mad_hi, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V_3V(u_mad_hi, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V_3V(u_mad_hi, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V_3V(sycl_host_u_mad_hi, s::cl_uchar, s::cl_uchar, s::cl_uchar, + s::cl_uchar) +MAKE_1V_2V_3V(sycl_host_u_mad_hi, s::cl_ushort, s::cl_ushort, s::cl_ushort, + s::cl_ushort) +MAKE_1V_2V_3V(sycl_host_u_mad_hi, s::cl_uint, s::cl_uint, s::cl_uint, + s::cl_uint) +MAKE_1V_2V_3V(sycl_host_u_mad_hi, s::cl_ulong, s::cl_ulong, s::cl_ulong, + s::cl_ulong) // s_mad_sat -__SYCL_EXPORT s::cl_char s_mad_sat(s::cl_char a, s::cl_char b, - s::cl_char c) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_mad_sat(s::cl_char a, s::cl_char b, + s::cl_char c) __NOEXC { return __s_mad_sat(a, b, c); } -__SYCL_EXPORT s::cl_short s_mad_sat(s::cl_short a, s::cl_short b, - s::cl_short c) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_mad_sat(s::cl_short a, s::cl_short b, + s::cl_short c) __NOEXC { return __s_mad_sat(a, b, c); } -__SYCL_EXPORT s::cl_int s_mad_sat(s::cl_int a, s::cl_int b, - s::cl_int c) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_mad_sat(s::cl_int a, s::cl_int b, + s::cl_int c) __NOEXC { return __s_mad_sat(a, b, c); } -__SYCL_EXPORT s::cl_long s_mad_sat(s::cl_long a, s::cl_long b, - s::cl_long c) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_mad_sat(s::cl_long a, s::cl_long b, + s::cl_long c) __NOEXC { return __s_long_mad_sat(a, b, c); } -MAKE_1V_2V_3V(s_mad_sat, s::cl_char, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V_3V(s_mad_sat, s::cl_short, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V_3V(s_mad_sat, s::cl_int, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V_3V(s_mad_sat, s::cl_long, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V_3V(sycl_host_s_mad_sat, s::cl_char, s::cl_char, s::cl_char, + s::cl_char) +MAKE_1V_2V_3V(sycl_host_s_mad_sat, s::cl_short, s::cl_short, s::cl_short, + s::cl_short) +MAKE_1V_2V_3V(sycl_host_s_mad_sat, s::cl_int, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V_3V(sycl_host_s_mad_sat, s::cl_long, s::cl_long, s::cl_long, + s::cl_long) // u_mad_sat -__SYCL_EXPORT s::cl_uchar u_mad_sat(s::cl_uchar a, s::cl_uchar b, - s::cl_uchar c) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_mad_sat(s::cl_uchar a, s::cl_uchar b, + s::cl_uchar c) __NOEXC { return __u_mad_sat(a, b, c); } -__SYCL_EXPORT s::cl_ushort u_mad_sat(s::cl_ushort a, s::cl_ushort b, - s::cl_ushort c) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_mad_sat(s::cl_ushort a, s::cl_ushort b, + s::cl_ushort c) __NOEXC { return __u_mad_sat(a, b, c); } -__SYCL_EXPORT s::cl_uint u_mad_sat(s::cl_uint a, s::cl_uint b, - s::cl_uint c) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_mad_sat(s::cl_uint a, s::cl_uint b, + s::cl_uint c) __NOEXC { return __u_mad_sat(a, b, c); } -__SYCL_EXPORT s::cl_ulong u_mad_sat(s::cl_ulong a, s::cl_ulong b, - s::cl_ulong c) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_mad_sat(s::cl_ulong a, s::cl_ulong b, + s::cl_ulong c) __NOEXC { return __u_long_mad_sat(a, b, c); } -MAKE_1V_2V_3V(u_mad_sat, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V_3V(u_mad_sat, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V_3V(u_mad_sat, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V_3V(u_mad_sat, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V_3V(sycl_host_u_mad_sat, s::cl_uchar, s::cl_uchar, s::cl_uchar, + s::cl_uchar) +MAKE_1V_2V_3V(sycl_host_u_mad_sat, s::cl_ushort, s::cl_ushort, s::cl_ushort, + s::cl_ushort) +MAKE_1V_2V_3V(sycl_host_u_mad_sat, s::cl_uint, s::cl_uint, s::cl_uint, + s::cl_uint) +MAKE_1V_2V_3V(sycl_host_u_mad_sat, s::cl_ulong, s::cl_ulong, s::cl_ulong, + s::cl_ulong) // s_max -__SYCL_EXPORT s::cl_char s_max(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_max(s::cl_char x, s::cl_char y) __NOEXC { return std::max(x, y); } -__SYCL_EXPORT s::cl_short s_max(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_max(s::cl_short x, + s::cl_short y) __NOEXC { return std::max(x, y); } -__SYCL_EXPORT s::cl_int s_max(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_max(s::cl_int x, s::cl_int y) __NOEXC { return std::max(x, y); } -__SYCL_EXPORT s::cl_long s_max(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_max(s::cl_long x, s::cl_long y) __NOEXC { return std::max(x, y); } -MAKE_1V_2V(s_max, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_max, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_max, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_max, s::cl_long, s::cl_long, s::cl_long) -MAKE_1V_2S(s_max, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2S(s_max, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2S(s_max, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2S(s_max, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_max, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_max, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_max, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_max, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2S(sycl_host_s_max, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2S(sycl_host_s_max, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2S(sycl_host_s_max, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2S(sycl_host_s_max, s::cl_long, s::cl_long, s::cl_long) // u_max -__SYCL_EXPORT s::cl_uchar u_max(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_max(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return std::max(x, y); } -__SYCL_EXPORT s::cl_ushort u_max(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_max(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return std::max(x, y); } -__SYCL_EXPORT s::cl_uint u_max(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_max(s::cl_uint x, s::cl_uint y) __NOEXC { return std::max(x, y); } -__SYCL_EXPORT s::cl_ulong u_max(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_max(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return std::max(x, y); } -MAKE_1V_2V(u_max, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_max, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_max, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_max, s::cl_ulong, s::cl_ulong, s::cl_ulong) -MAKE_1V_2S(u_max, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2S(u_max, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2S(u_max, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2S(u_max, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_max, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_max, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_max, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_max, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2S(sycl_host_u_max, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2S(sycl_host_u_max, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2S(sycl_host_u_max, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2S(sycl_host_u_max, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_min -__SYCL_EXPORT s::cl_char s_min(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_min(s::cl_char x, s::cl_char y) __NOEXC { return std::min(x, y); } -__SYCL_EXPORT s::cl_short s_min(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_min(s::cl_short x, + s::cl_short y) __NOEXC { return std::min(x, y); } -__SYCL_EXPORT s::cl_int s_min(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_min(s::cl_int x, s::cl_int y) __NOEXC { return std::min(x, y); } -__SYCL_EXPORT s::cl_long s_min(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_min(s::cl_long x, s::cl_long y) __NOEXC { return std::min(x, y); } -MAKE_1V_2V(s_min, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_min, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_min, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_min, s::cl_long, s::cl_long, s::cl_long) -MAKE_1V_2S(s_min, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2S(s_min, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2S(s_min, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2S(s_min, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_min, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_min, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_min, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_min, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2S(sycl_host_s_min, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2S(sycl_host_s_min, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2S(sycl_host_s_min, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2S(sycl_host_s_min, s::cl_long, s::cl_long, s::cl_long) // u_min -__SYCL_EXPORT s::cl_uchar u_min(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_min(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return std::min(x, y); } -__SYCL_EXPORT s::cl_ushort u_min(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_min(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return std::min(x, y); } -__SYCL_EXPORT s::cl_uint u_min(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_min(s::cl_uint x, s::cl_uint y) __NOEXC { return std::min(x, y); } -__SYCL_EXPORT s::cl_ulong u_min(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_min(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return std::min(x, y); } -MAKE_1V_2V(u_min, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_min, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_min, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_min, s::cl_ulong, s::cl_ulong, s::cl_ulong) -MAKE_1V_2S(u_min, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2S(u_min, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2S(u_min, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2S(u_min, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_min, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_min, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_min, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_min, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2S(sycl_host_u_min, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2S(sycl_host_u_min, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2S(sycl_host_u_min, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2S(sycl_host_u_min, s::cl_ulong, s::cl_ulong, s::cl_ulong) // rotate -__SYCL_EXPORT s::cl_uchar rotate(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_rotate(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_ushort rotate(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_rotate(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_uint rotate(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_rotate(s::cl_uint x, s::cl_uint y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_ulong rotate(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_rotate(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_char rotate(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_rotate(s::cl_char x, s::cl_char y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_short rotate(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_rotate(s::cl_short x, + s::cl_short y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_int rotate(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_rotate(s::cl_int x, s::cl_int y) __NOEXC { return __rotate(x, y); } -__SYCL_EXPORT s::cl_long rotate(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_rotate(s::cl_long x, s::cl_long y) __NOEXC { return __rotate(x, y); } -MAKE_1V_2V(rotate, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(rotate, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(rotate, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(rotate, s::cl_ulong, s::cl_ulong, s::cl_ulong) -MAKE_1V_2V(rotate, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(rotate, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(rotate, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(rotate, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_rotate, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_rotate, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_rotate, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_rotate, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_rotate, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_rotate, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_rotate, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_rotate, s::cl_long, s::cl_long, s::cl_long) // u_sub_sat -__SYCL_EXPORT s::cl_uchar u_sub_sat(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_u_sub_sat(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __u_sub_sat(x, y); } -__SYCL_EXPORT s::cl_ushort u_sub_sat(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_sub_sat(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __u_sub_sat(x, y); } -__SYCL_EXPORT s::cl_uint u_sub_sat(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_sub_sat(s::cl_uint x, + s::cl_uint y) __NOEXC { return __u_sub_sat(x, y); } -__SYCL_EXPORT s::cl_ulong u_sub_sat(s::cl_ulong x, s::cl_ulong y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_sub_sat(s::cl_ulong x, + s::cl_ulong y) __NOEXC { return __u_sub_sat(x, y); } -MAKE_1V_2V(u_sub_sat, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_sub_sat, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_sub_sat, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_1V_2V(u_sub_sat, s::cl_ulong, s::cl_ulong, s::cl_ulong) +MAKE_1V_2V(sycl_host_u_sub_sat, s::cl_uchar, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_sub_sat, s::cl_ushort, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_sub_sat, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_sub_sat, s::cl_ulong, s::cl_ulong, s::cl_ulong) // s_sub_sat -__SYCL_EXPORT s::cl_char s_sub_sat(s::cl_char x, s::cl_char y) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_s_sub_sat(s::cl_char x, + s::cl_char y) __NOEXC { return __s_sub_sat(x, y); } -__SYCL_EXPORT s::cl_short s_sub_sat(s::cl_short x, s::cl_short y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_sub_sat(s::cl_short x, + s::cl_short y) __NOEXC { return __s_sub_sat(x, y); } -__SYCL_EXPORT s::cl_int s_sub_sat(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_sub_sat(s::cl_int x, s::cl_int y) __NOEXC { return __s_sub_sat(x, y); } -__SYCL_EXPORT s::cl_long s_sub_sat(s::cl_long x, s::cl_long y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_sub_sat(s::cl_long x, + s::cl_long y) __NOEXC { return __s_sub_sat(x, y); } -MAKE_1V_2V(s_sub_sat, s::cl_char, s::cl_char, s::cl_char) -MAKE_1V_2V(s_sub_sat, s::cl_short, s::cl_short, s::cl_short) -MAKE_1V_2V(s_sub_sat, s::cl_int, s::cl_int, s::cl_int) -MAKE_1V_2V(s_sub_sat, s::cl_long, s::cl_long, s::cl_long) +MAKE_1V_2V(sycl_host_s_sub_sat, s::cl_char, s::cl_char, s::cl_char) +MAKE_1V_2V(sycl_host_s_sub_sat, s::cl_short, s::cl_short, s::cl_short) +MAKE_1V_2V(sycl_host_s_sub_sat, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_sub_sat, s::cl_long, s::cl_long, s::cl_long) // u_upsample -__SYCL_EXPORT s::cl_ushort u_upsample(s::cl_uchar x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_u_upsample(s::cl_uchar x, + s::cl_uchar y) __NOEXC { return __upsample(x, y); } -__SYCL_EXPORT s::cl_uint u_upsample(s::cl_ushort x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_upsample(s::cl_ushort x, + s::cl_ushort y) __NOEXC { return __upsample(x, y); } -__SYCL_EXPORT s::cl_ulong u_upsample(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_u_upsample(s::cl_uint x, + s::cl_uint y) __NOEXC { return __upsample(x, y); } -MAKE_1V_2V(u_upsample, s::cl_ushort, s::cl_uchar, s::cl_uchar) -MAKE_1V_2V(u_upsample, s::cl_uint, s::cl_ushort, s::cl_ushort) -MAKE_1V_2V(u_upsample, s::cl_ulong, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_upsample, s::cl_ushort, s::cl_uchar, s::cl_uchar) +MAKE_1V_2V(sycl_host_u_upsample, s::cl_uint, s::cl_ushort, s::cl_ushort) +MAKE_1V_2V(sycl_host_u_upsample, s::cl_ulong, s::cl_uint, s::cl_uint) -__SYCL_EXPORT s::cl_short s_upsample(s::cl_char x, s::cl_uchar y) __NOEXC { +__SYCL_EXPORT s::cl_short sycl_host_s_upsample(s::cl_char x, + s::cl_uchar y) __NOEXC { return __upsample(x, y); } -__SYCL_EXPORT s::cl_int s_upsample(s::cl_short x, s::cl_ushort y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_upsample(s::cl_short x, + s::cl_ushort y) __NOEXC { return __upsample(x, y); } -__SYCL_EXPORT s::cl_long s_upsample(s::cl_int x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_s_upsample(s::cl_int x, + s::cl_uint y) __NOEXC { return __upsample(x, y); } -MAKE_1V_2V(s_upsample, s::cl_short, s::cl_char, s::cl_uchar) -MAKE_1V_2V(s_upsample, s::cl_int, s::cl_short, s::cl_ushort) -MAKE_1V_2V(s_upsample, s::cl_long, s::cl_int, s::cl_uint) +MAKE_1V_2V(sycl_host_s_upsample, s::cl_short, s::cl_char, s::cl_uchar) +MAKE_1V_2V(sycl_host_s_upsample, s::cl_int, s::cl_short, s::cl_ushort) +MAKE_1V_2V(sycl_host_s_upsample, s::cl_long, s::cl_int, s::cl_uint) // popcount -__SYCL_EXPORT s::cl_uchar popcount(s::cl_uchar x) __NOEXC { +__SYCL_EXPORT s::cl_uchar sycl_host_popcount(s::cl_uchar x) __NOEXC { return __popcount(x); } -__SYCL_EXPORT s::cl_ushort popcount(s::cl_ushort x) __NOEXC { +__SYCL_EXPORT s::cl_ushort sycl_host_popcount(s::cl_ushort x) __NOEXC { return __popcount(x); } -__SYCL_EXPORT s::cl_uint popcount(s::cl_uint x) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_popcount(s::cl_uint x) __NOEXC { return __popcount(x); } -__SYCL_EXPORT s::cl_ulong popcount(s::cl_ulong x) __NOEXC { +__SYCL_EXPORT s::cl_ulong sycl_host_popcount(s::cl_ulong x) __NOEXC { return __popcount(x); } -MAKE_1V(popcount, s::cl_uchar, s::cl_uchar) -MAKE_1V(popcount, s::cl_ushort, s::cl_ushort) -MAKE_1V(popcount, s::cl_uint, s::cl_uint) -MAKE_1V(popcount, s::cl_ulong, s::cl_ulong) +MAKE_1V(sycl_host_popcount, s::cl_uchar, s::cl_uchar) +MAKE_1V(sycl_host_popcount, s::cl_ushort, s::cl_ushort) +MAKE_1V(sycl_host_popcount, s::cl_uint, s::cl_uint) +MAKE_1V(sycl_host_popcount, s::cl_ulong, s::cl_ulong) -__SYCL_EXPORT s::cl_char popcount(s::cl_char x) __NOEXC { +__SYCL_EXPORT s::cl_char sycl_host_popcount(s::cl_char x) __NOEXC { + return __popcount(x); +} +__SYCL_EXPORT s::cl_short sycl_host_popcount(s::cl_short x) __NOEXC { return __popcount(x); } -__SYCL_EXPORT s::cl_short popcount(s::cl_short x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_popcount(s::cl_int x) __NOEXC { return __popcount(x); } -__SYCL_EXPORT s::cl_int popcount(s::cl_int x) __NOEXC { return __popcount(x); } -__SYCL_EXPORT s::cl_long popcount(s::cl_long x) __NOEXC { +__SYCL_EXPORT s::cl_long sycl_host_popcount(s::cl_long x) __NOEXC { return __popcount(x); } -MAKE_1V(popcount, s::cl_char, s::cl_char) -MAKE_1V(popcount, s::cl_short, s::cl_short) -MAKE_1V(popcount, s::cl_int, s::cl_int) -MAKE_1V(popcount, s::cl_long, s::cl_long) +MAKE_1V(sycl_host_popcount, s::cl_char, s::cl_char) +MAKE_1V(sycl_host_popcount, s::cl_short, s::cl_short) +MAKE_1V(sycl_host_popcount, s::cl_int, s::cl_int) +MAKE_1V(sycl_host_popcount, s::cl_long, s::cl_long) // u_mad24 -__SYCL_EXPORT s::cl_uint u_mad24(s::cl_uint x, s::cl_uint y, - s::cl_uint z) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_mad24(s::cl_uint x, s::cl_uint y, + s::cl_uint z) __NOEXC { return __mad24(x, y, z); } -MAKE_1V_2V_3V(u_mad24, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V_3V(sycl_host_u_mad24, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) // s_mad24 -__SYCL_EXPORT s::cl_int s_mad24(s::cl_int x, s::cl_int y, s::cl_int z) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_mad24(s::cl_int x, s::cl_int y, + s::cl_int z) __NOEXC { return __mad24(x, y, z); } -MAKE_1V_2V_3V(s_mad24, s::cl_int, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V_3V(sycl_host_s_mad24, s::cl_int, s::cl_int, s::cl_int, s::cl_int) // u_mul24 -__SYCL_EXPORT s::cl_uint u_mul24(s::cl_uint x, s::cl_uint y) __NOEXC { +__SYCL_EXPORT s::cl_uint sycl_host_u_mul24(s::cl_uint x, s::cl_uint y) __NOEXC { return __mul24(x, y); } -MAKE_1V_2V(u_mul24, s::cl_uint, s::cl_uint, s::cl_uint) +MAKE_1V_2V(sycl_host_u_mul24, s::cl_uint, s::cl_uint, s::cl_uint) // s_mul24 -__SYCL_EXPORT s::cl_int s_mul24(s::cl_int x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_s_mul24(s::cl_int x, s::cl_int y) __NOEXC { return __mul24(x, y); } -MAKE_1V_2V(s_mul24, s::cl_int, s::cl_int, s::cl_int) +MAKE_1V_2V(sycl_host_s_mul24, s::cl_int, s::cl_int, s::cl_int) } // namespace __host_std diff --git a/sycl/source/detail/builtins_math.cpp b/sycl/source/detail/builtins_math.cpp index 0f4cd99a60ebd..273e478f2c6ea 100644 --- a/sycl/source/detail/builtins_math.cpp +++ b/sycl/source/detail/builtins_math.cpp @@ -91,908 +91,1170 @@ template inline T __tanpi(T x) { return std::tan(M_PI * x); } // ----------------- 4.13.3 Math functions. Host implementations --------------- // acos -__SYCL_EXPORT s::cl_float acos(s::cl_float x) __NOEXC { return std::acos(x); } -__SYCL_EXPORT s::cl_double acos(s::cl_double x) __NOEXC { return std::acos(x); } -__SYCL_EXPORT s::cl_half acos(s::cl_half x) __NOEXC { return std::acos(x); } -MAKE_1V(acos, s::cl_float, s::cl_float) -MAKE_1V(acos, s::cl_double, s::cl_double) -MAKE_1V(acos, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_acos(s::cl_float x) __NOEXC { + return std::acos(x); +} +__SYCL_EXPORT s::cl_double sycl_host_acos(s::cl_double x) __NOEXC { + return std::acos(x); +} +__SYCL_EXPORT s::cl_half sycl_host_acos(s::cl_half x) __NOEXC { + return std::acos(x); +} +MAKE_1V(sycl_host_acos, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_acos, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_acos, s::cl_half, s::cl_half) // acosh -__SYCL_EXPORT s::cl_float acosh(s::cl_float x) __NOEXC { return std::acosh(x); } -__SYCL_EXPORT s::cl_double acosh(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_acosh(s::cl_float x) __NOEXC { + return std::acosh(x); +} +__SYCL_EXPORT s::cl_double sycl_host_acosh(s::cl_double x) __NOEXC { return std::acosh(x); } -__SYCL_EXPORT s::cl_half acosh(s::cl_half x) __NOEXC { return std::acosh(x); } -MAKE_1V(acosh, s::cl_float, s::cl_float) -MAKE_1V(acosh, s::cl_double, s::cl_double) -MAKE_1V(acosh, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_half sycl_host_acosh(s::cl_half x) __NOEXC { + return std::acosh(x); +} +MAKE_1V(sycl_host_acosh, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_acosh, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_acosh, s::cl_half, s::cl_half) // acospi -__SYCL_EXPORT s::cl_float acospi(s::cl_float x) __NOEXC { return __acospi(x); } -__SYCL_EXPORT s::cl_double acospi(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_acospi(s::cl_float x) __NOEXC { + return __acospi(x); +} +__SYCL_EXPORT s::cl_double sycl_host_acospi(s::cl_double x) __NOEXC { + return __acospi(x); +} +__SYCL_EXPORT s::cl_half sycl_host_acospi(s::cl_half x) __NOEXC { return __acospi(x); } -__SYCL_EXPORT s::cl_half acospi(s::cl_half x) __NOEXC { return __acospi(x); } -MAKE_1V(acospi, s::cl_float, s::cl_float) -MAKE_1V(acospi, s::cl_double, s::cl_double) -MAKE_1V(acospi, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_acospi, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_acospi, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_acospi, s::cl_half, s::cl_half) // asin -__SYCL_EXPORT s::cl_float asin(s::cl_float x) __NOEXC { return std::asin(x); } -__SYCL_EXPORT s::cl_double asin(s::cl_double x) __NOEXC { return std::asin(x); } -__SYCL_EXPORT s::cl_half asin(s::cl_half x) __NOEXC { return std::asin(x); } -MAKE_1V(asin, s::cl_float, s::cl_float) -MAKE_1V(asin, s::cl_double, s::cl_double) -MAKE_1V(asin, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_asin(s::cl_float x) __NOEXC { + return std::asin(x); +} +__SYCL_EXPORT s::cl_double sycl_host_asin(s::cl_double x) __NOEXC { + return std::asin(x); +} +__SYCL_EXPORT s::cl_half sycl_host_asin(s::cl_half x) __NOEXC { + return std::asin(x); +} +MAKE_1V(sycl_host_asin, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_asin, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_asin, s::cl_half, s::cl_half) // asinh -__SYCL_EXPORT s::cl_float asinh(s::cl_float x) __NOEXC { return std::asinh(x); } -__SYCL_EXPORT s::cl_double asinh(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_asinh(s::cl_float x) __NOEXC { + return std::asinh(x); +} +__SYCL_EXPORT s::cl_double sycl_host_asinh(s::cl_double x) __NOEXC { + return std::asinh(x); +} +__SYCL_EXPORT s::cl_half sycl_host_asinh(s::cl_half x) __NOEXC { return std::asinh(x); } -__SYCL_EXPORT s::cl_half asinh(s::cl_half x) __NOEXC { return std::asinh(x); } -MAKE_1V(asinh, s::cl_float, s::cl_float) -MAKE_1V(asinh, s::cl_double, s::cl_double) -MAKE_1V(asinh, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_asinh, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_asinh, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_asinh, s::cl_half, s::cl_half) // asinpi -__SYCL_EXPORT s::cl_float asinpi(s::cl_float x) __NOEXC { return __asinpi(x); } -__SYCL_EXPORT s::cl_double asinpi(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_asinpi(s::cl_float x) __NOEXC { + return __asinpi(x); +} +__SYCL_EXPORT s::cl_double sycl_host_asinpi(s::cl_double x) __NOEXC { return __asinpi(x); } -__SYCL_EXPORT s::cl_half asinpi(s::cl_half x) __NOEXC { return __asinpi(x); } -MAKE_1V(asinpi, s::cl_float, s::cl_float) -MAKE_1V(asinpi, s::cl_double, s::cl_double) -MAKE_1V(asinpi, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_half sycl_host_asinpi(s::cl_half x) __NOEXC { + return __asinpi(x); +} +MAKE_1V(sycl_host_asinpi, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_asinpi, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_asinpi, s::cl_half, s::cl_half) // atan -__SYCL_EXPORT s::cl_float atan(s::cl_float x) __NOEXC { return std::atan(x); } -__SYCL_EXPORT s::cl_double atan(s::cl_double x) __NOEXC { return std::atan(x); } -__SYCL_EXPORT s::cl_half atan(s::cl_half x) __NOEXC { return std::atan(x); } -MAKE_1V(atan, s::cl_float, s::cl_float) -MAKE_1V(atan, s::cl_double, s::cl_double) -MAKE_1V(atan, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_atan(s::cl_float x) __NOEXC { + return std::atan(x); +} +__SYCL_EXPORT s::cl_double sycl_host_atan(s::cl_double x) __NOEXC { + return std::atan(x); +} +__SYCL_EXPORT s::cl_half sycl_host_atan(s::cl_half x) __NOEXC { + return std::atan(x); +} +MAKE_1V(sycl_host_atan, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_atan, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_atan, s::cl_half, s::cl_half) // atan2 -__SYCL_EXPORT s::cl_float atan2(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_atan2(s::cl_float x, + s::cl_float y) __NOEXC { return std::atan2(x, y); } -__SYCL_EXPORT s::cl_double atan2(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_atan2(s::cl_double x, + s::cl_double y) __NOEXC { return std::atan2(x, y); } -__SYCL_EXPORT s::cl_half atan2(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_atan2(s::cl_half x, s::cl_half y) __NOEXC { return std::atan2(x, y); } -MAKE_1V_2V(atan2, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(atan2, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(atan2, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_atan2, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_atan2, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_atan2, s::cl_half, s::cl_half, s::cl_half) // atanh -__SYCL_EXPORT s::cl_float atanh(s::cl_float x) __NOEXC { return std::atanh(x); } -__SYCL_EXPORT s::cl_double atanh(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_atanh(s::cl_float x) __NOEXC { return std::atanh(x); } -__SYCL_EXPORT s::cl_half atanh(s::cl_half x) __NOEXC { return std::atanh(x); } -MAKE_1V(atanh, s::cl_float, s::cl_float) -MAKE_1V(atanh, s::cl_double, s::cl_double) -MAKE_1V(atanh, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_double sycl_host_atanh(s::cl_double x) __NOEXC { + return std::atanh(x); +} +__SYCL_EXPORT s::cl_half sycl_host_atanh(s::cl_half x) __NOEXC { + return std::atanh(x); +} +MAKE_1V(sycl_host_atanh, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_atanh, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_atanh, s::cl_half, s::cl_half) // atanpi -__SYCL_EXPORT s::cl_float atanpi(s::cl_float x) __NOEXC { return __atanpi(x); } -__SYCL_EXPORT s::cl_double atanpi(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_atanpi(s::cl_float x) __NOEXC { + return __atanpi(x); +} +__SYCL_EXPORT s::cl_double sycl_host_atanpi(s::cl_double x) __NOEXC { + return __atanpi(x); +} +__SYCL_EXPORT s::cl_half sycl_host_atanpi(s::cl_half x) __NOEXC { return __atanpi(x); } -__SYCL_EXPORT s::cl_half atanpi(s::cl_half x) __NOEXC { return __atanpi(x); } -MAKE_1V(atanpi, s::cl_float, s::cl_float) -MAKE_1V(atanpi, s::cl_double, s::cl_double) -MAKE_1V(atanpi, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_atanpi, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_atanpi, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_atanpi, s::cl_half, s::cl_half) // atan2pi -__SYCL_EXPORT s::cl_float atan2pi(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_atan2pi(s::cl_float x, + s::cl_float y) __NOEXC { return __atan2pi(x, y); } -__SYCL_EXPORT s::cl_double atan2pi(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_atan2pi(s::cl_double x, + s::cl_double y) __NOEXC { return __atan2pi(x, y); } -__SYCL_EXPORT s::cl_half atan2pi(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_atan2pi(s::cl_half x, s::cl_half y) __NOEXC { return __atan2pi(x, y); } -MAKE_1V_2V(atan2pi, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(atan2pi, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(atan2pi, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_atan2pi, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_atan2pi, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_atan2pi, s::cl_half, s::cl_half, s::cl_half) // cbrt -__SYCL_EXPORT s::cl_float cbrt(s::cl_float x) __NOEXC { return std::cbrt(x); } -__SYCL_EXPORT s::cl_double cbrt(s::cl_double x) __NOEXC { return std::cbrt(x); } -__SYCL_EXPORT s::cl_half cbrt(s::cl_half x) __NOEXC { return std::cbrt(x); } -MAKE_1V(cbrt, s::cl_float, s::cl_float) -MAKE_1V(cbrt, s::cl_double, s::cl_double) -MAKE_1V(cbrt, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_cbrt(s::cl_float x) __NOEXC { + return std::cbrt(x); +} +__SYCL_EXPORT s::cl_double sycl_host_cbrt(s::cl_double x) __NOEXC { + return std::cbrt(x); +} +__SYCL_EXPORT s::cl_half sycl_host_cbrt(s::cl_half x) __NOEXC { + return std::cbrt(x); +} +MAKE_1V(sycl_host_cbrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_cbrt, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_cbrt, s::cl_half, s::cl_half) // ceil -__SYCL_EXPORT s::cl_float ceil(s::cl_float x) __NOEXC { return std::ceil(x); } -__SYCL_EXPORT s::cl_double ceil(s::cl_double x) __NOEXC { return std::ceil(x); } -__SYCL_EXPORT s::cl_half ceil(s::cl_half x) __NOEXC { return std::ceil(x); } -MAKE_1V(ceil, s::cl_float, s::cl_float) -MAKE_1V(ceil, s::cl_double, s::cl_double) -MAKE_1V(ceil, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_ceil(s::cl_float x) __NOEXC { + return std::ceil(x); +} +__SYCL_EXPORT s::cl_double sycl_host_ceil(s::cl_double x) __NOEXC { + return std::ceil(x); +} +__SYCL_EXPORT s::cl_half sycl_host_ceil(s::cl_half x) __NOEXC { + return std::ceil(x); +} +MAKE_1V(sycl_host_ceil, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_ceil, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_ceil, s::cl_half, s::cl_half) // copysign -__SYCL_EXPORT s::cl_float copysign(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_copysign(s::cl_float x, + s::cl_float y) __NOEXC { return std::copysign(x, y); } -__SYCL_EXPORT s::cl_double copysign(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_copysign(s::cl_double x, + s::cl_double y) __NOEXC { return std::copysign(x, y); } -__SYCL_EXPORT s::cl_half copysign(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_copysign(s::cl_half x, + s::cl_half y) __NOEXC { return std::copysign(x, y); } -MAKE_1V_2V(copysign, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(copysign, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(copysign, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_copysign, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_copysign, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_copysign, s::cl_half, s::cl_half, s::cl_half) // cos -__SYCL_EXPORT s::cl_float cos(s::cl_float x) __NOEXC { return std::cos(x); } -__SYCL_EXPORT s::cl_double cos(s::cl_double x) __NOEXC { return std::cos(x); } -__SYCL_EXPORT s::cl_half cos(s::cl_half x) __NOEXC { return std::cos(x); } -MAKE_1V(cos, s::cl_float, s::cl_float) -MAKE_1V(cos, s::cl_double, s::cl_double) -MAKE_1V(cos, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_cos(s::cl_float x) __NOEXC { + return std::cos(x); +} +__SYCL_EXPORT s::cl_double sycl_host_cos(s::cl_double x) __NOEXC { + return std::cos(x); +} +__SYCL_EXPORT s::cl_half sycl_host_cos(s::cl_half x) __NOEXC { + return std::cos(x); +} +MAKE_1V(sycl_host_cos, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_cos, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_cos, s::cl_half, s::cl_half) // cosh -__SYCL_EXPORT s::cl_float cosh(s::cl_float x) __NOEXC { return std::cosh(x); } -__SYCL_EXPORT s::cl_double cosh(s::cl_double x) __NOEXC { return std::cosh(x); } -__SYCL_EXPORT s::cl_half cosh(s::cl_half x) __NOEXC { return std::cosh(x); } -MAKE_1V(cosh, s::cl_float, s::cl_float) -MAKE_1V(cosh, s::cl_double, s::cl_double) -MAKE_1V(cosh, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_cosh(s::cl_float x) __NOEXC { + return std::cosh(x); +} +__SYCL_EXPORT s::cl_double sycl_host_cosh(s::cl_double x) __NOEXC { + return std::cosh(x); +} +__SYCL_EXPORT s::cl_half sycl_host_cosh(s::cl_half x) __NOEXC { + return std::cosh(x); +} +MAKE_1V(sycl_host_cosh, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_cosh, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_cosh, s::cl_half, s::cl_half) // cospi -__SYCL_EXPORT s::cl_float cospi(s::cl_float x) __NOEXC { return __cospi(x); } -__SYCL_EXPORT s::cl_double cospi(s::cl_double x) __NOEXC { return __cospi(x); } -__SYCL_EXPORT s::cl_half cospi(s::cl_half x) __NOEXC { return __cospi(x); } -MAKE_1V(cospi, s::cl_float, s::cl_float) -MAKE_1V(cospi, s::cl_double, s::cl_double) -MAKE_1V(cospi, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_cospi(s::cl_float x) __NOEXC { + return __cospi(x); +} +__SYCL_EXPORT s::cl_double sycl_host_cospi(s::cl_double x) __NOEXC { + return __cospi(x); +} +__SYCL_EXPORT s::cl_half sycl_host_cospi(s::cl_half x) __NOEXC { + return __cospi(x); +} +MAKE_1V(sycl_host_cospi, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_cospi, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_cospi, s::cl_half, s::cl_half) // erfc -__SYCL_EXPORT s::cl_float erfc(s::cl_float x) __NOEXC { return std::erfc(x); } -__SYCL_EXPORT s::cl_double erfc(s::cl_double x) __NOEXC { return std::erfc(x); } -__SYCL_EXPORT s::cl_half erfc(s::cl_half x) __NOEXC { return std::erfc(x); } -MAKE_1V(erfc, s::cl_float, s::cl_float) -MAKE_1V(erfc, s::cl_double, s::cl_double) -MAKE_1V(erfc, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_erfc(s::cl_float x) __NOEXC { + return std::erfc(x); +} +__SYCL_EXPORT s::cl_double sycl_host_erfc(s::cl_double x) __NOEXC { + return std::erfc(x); +} +__SYCL_EXPORT s::cl_half sycl_host_erfc(s::cl_half x) __NOEXC { + return std::erfc(x); +} +MAKE_1V(sycl_host_erfc, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_erfc, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_erfc, s::cl_half, s::cl_half) // erf -__SYCL_EXPORT s::cl_float erf(s::cl_float x) __NOEXC { return std::erf(x); } -__SYCL_EXPORT s::cl_double erf(s::cl_double x) __NOEXC { return std::erf(x); } -__SYCL_EXPORT s::cl_half erf(s::cl_half x) __NOEXC { return std::erf(x); } -MAKE_1V(erf, s::cl_float, s::cl_float) -MAKE_1V(erf, s::cl_double, s::cl_double) -MAKE_1V(erf, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_erf(s::cl_float x) __NOEXC { + return std::erf(x); +} +__SYCL_EXPORT s::cl_double sycl_host_erf(s::cl_double x) __NOEXC { + return std::erf(x); +} +__SYCL_EXPORT s::cl_half sycl_host_erf(s::cl_half x) __NOEXC { + return std::erf(x); +} +MAKE_1V(sycl_host_erf, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_erf, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_erf, s::cl_half, s::cl_half) // exp -__SYCL_EXPORT s::cl_float exp(s::cl_float x) __NOEXC { return std::exp(x); } -__SYCL_EXPORT s::cl_double exp(s::cl_double x) __NOEXC { return std::exp(x); } -__SYCL_EXPORT s::cl_half exp(s::cl_half x) __NOEXC { return std::exp(x); } -MAKE_1V(exp, s::cl_float, s::cl_float) -MAKE_1V(exp, s::cl_double, s::cl_double) -MAKE_1V(exp, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_exp(s::cl_float x) __NOEXC { + return std::exp(x); +} +__SYCL_EXPORT s::cl_double sycl_host_exp(s::cl_double x) __NOEXC { + return std::exp(x); +} +__SYCL_EXPORT s::cl_half sycl_host_exp(s::cl_half x) __NOEXC { + return std::exp(x); +} +MAKE_1V(sycl_host_exp, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_exp, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_exp, s::cl_half, s::cl_half) // exp2 -__SYCL_EXPORT s::cl_float exp2(s::cl_float x) __NOEXC { return std::exp2(x); } -__SYCL_EXPORT s::cl_double exp2(s::cl_double x) __NOEXC { return std::exp2(x); } -__SYCL_EXPORT s::cl_half exp2(s::cl_half x) __NOEXC { return std::exp2(x); } -MAKE_1V(exp2, s::cl_float, s::cl_float) -MAKE_1V(exp2, s::cl_double, s::cl_double) -MAKE_1V(exp2, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_exp2(s::cl_float x) __NOEXC { + return std::exp2(x); +} +__SYCL_EXPORT s::cl_double sycl_host_exp2(s::cl_double x) __NOEXC { + return std::exp2(x); +} +__SYCL_EXPORT s::cl_half sycl_host_exp2(s::cl_half x) __NOEXC { + return std::exp2(x); +} +MAKE_1V(sycl_host_exp2, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_exp2, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_exp2, s::cl_half, s::cl_half) // exp10 -__SYCL_EXPORT s::cl_float exp10(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_exp10(s::cl_float x) __NOEXC { return std::pow(10, x); } -__SYCL_EXPORT s::cl_double exp10(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_exp10(s::cl_double x) __NOEXC { return std::pow(10, x); } -__SYCL_EXPORT s::cl_half exp10(s::cl_half x) __NOEXC { return std::pow(10, x); } -MAKE_1V(exp10, s::cl_float, s::cl_float) -MAKE_1V(exp10, s::cl_double, s::cl_double) -MAKE_1V(exp10, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_half sycl_host_exp10(s::cl_half x) __NOEXC { + return std::pow(10, x); +} +MAKE_1V(sycl_host_exp10, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_exp10, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_exp10, s::cl_half, s::cl_half) // expm1 -__SYCL_EXPORT s::cl_float expm1(s::cl_float x) __NOEXC { return std::expm1(x); } -__SYCL_EXPORT s::cl_double expm1(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_expm1(s::cl_float x) __NOEXC { + return std::expm1(x); +} +__SYCL_EXPORT s::cl_double sycl_host_expm1(s::cl_double x) __NOEXC { + return std::expm1(x); +} +__SYCL_EXPORT s::cl_half sycl_host_expm1(s::cl_half x) __NOEXC { return std::expm1(x); } -__SYCL_EXPORT s::cl_half expm1(s::cl_half x) __NOEXC { return std::expm1(x); } -MAKE_1V(expm1, s::cl_float, s::cl_float) -MAKE_1V(expm1, s::cl_double, s::cl_double) -MAKE_1V(expm1, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_expm1, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_expm1, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_expm1, s::cl_half, s::cl_half) // fabs -__SYCL_EXPORT s::cl_float fabs(s::cl_float x) __NOEXC { return std::fabs(x); } -__SYCL_EXPORT s::cl_double fabs(s::cl_double x) __NOEXC { return std::fabs(x); } -__SYCL_EXPORT s::cl_half fabs(s::cl_half x) __NOEXC { return std::fabs(x); } -MAKE_1V(fabs, s::cl_float, s::cl_float) -MAKE_1V(fabs, s::cl_double, s::cl_double) -MAKE_1V(fabs, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_fabs(s::cl_float x) __NOEXC { + return std::fabs(x); +} +__SYCL_EXPORT s::cl_double sycl_host_fabs(s::cl_double x) __NOEXC { + return std::fabs(x); +} +__SYCL_EXPORT s::cl_half sycl_host_fabs(s::cl_half x) __NOEXC { + return std::fabs(x); +} +MAKE_1V(sycl_host_fabs, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_fabs, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_fabs, s::cl_half, s::cl_half) // fdim -__SYCL_EXPORT s::cl_float fdim(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fdim(s::cl_float x, s::cl_float y) __NOEXC { return std::fdim(x, y); } -__SYCL_EXPORT s::cl_double fdim(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fdim(s::cl_double x, + s::cl_double y) __NOEXC { return std::fdim(x, y); } -__SYCL_EXPORT s::cl_half fdim(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fdim(s::cl_half x, s::cl_half y) __NOEXC { return std::fdim(x, y); } -MAKE_1V_2V(fdim, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(fdim, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(fdim, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_fdim, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_fdim, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_fdim, s::cl_half, s::cl_half, s::cl_half) // floor -__SYCL_EXPORT s::cl_float floor(s::cl_float x) __NOEXC { return std::floor(x); } -__SYCL_EXPORT s::cl_double floor(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_floor(s::cl_float x) __NOEXC { + return std::floor(x); +} +__SYCL_EXPORT s::cl_double sycl_host_floor(s::cl_double x) __NOEXC { + return std::floor(x); +} +__SYCL_EXPORT s::cl_half sycl_host_floor(s::cl_half x) __NOEXC { return std::floor(x); } -__SYCL_EXPORT s::cl_half floor(s::cl_half x) __NOEXC { return std::floor(x); } -MAKE_1V(floor, s::cl_float, s::cl_float) -MAKE_1V(floor, s::cl_double, s::cl_double) -MAKE_1V(floor, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_floor, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_floor, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_floor, s::cl_half, s::cl_half) // fma -__SYCL_EXPORT s::cl_float fma(s::cl_float a, s::cl_float b, - s::cl_float c) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fma(s::cl_float a, s::cl_float b, + s::cl_float c) __NOEXC { return std::fma(a, b, c); } -__SYCL_EXPORT s::cl_double fma(s::cl_double a, s::cl_double b, - s::cl_double c) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fma(s::cl_double a, s::cl_double b, + s::cl_double c) __NOEXC { return std::fma(a, b, c); } -__SYCL_EXPORT s::cl_half fma(s::cl_half a, s::cl_half b, s::cl_half c) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fma(s::cl_half a, s::cl_half b, + s::cl_half c) __NOEXC { return std::fma(a, b, c); } -MAKE_1V_2V_3V(fma, s::cl_float, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V_3V(fma, s::cl_double, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V_3V(fma, s::cl_half, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V_3V(sycl_host_fma, s::cl_float, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V_3V(sycl_host_fma, s::cl_double, s::cl_double, s::cl_double, + s::cl_double) +MAKE_1V_2V_3V(sycl_host_fma, s::cl_half, s::cl_half, s::cl_half, s::cl_half) // fmax -__SYCL_EXPORT s::cl_float fmax(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fmax(s::cl_float x, s::cl_float y) __NOEXC { return std::fmax(x, y); } -__SYCL_EXPORT s::cl_double fmax(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fmax(s::cl_double x, + s::cl_double y) __NOEXC { return std::fmax(x, y); } -__SYCL_EXPORT s::cl_half fmax(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fmax(s::cl_half x, s::cl_half y) __NOEXC { return std::fmax(x, y); } -MAKE_1V_2V(fmax, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(fmax, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(fmax, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_fmax, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_fmax, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_fmax, s::cl_half, s::cl_half, s::cl_half) // fmin -__SYCL_EXPORT s::cl_float fmin(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fmin(s::cl_float x, s::cl_float y) __NOEXC { return std::fmin(x, y); } -__SYCL_EXPORT s::cl_double fmin(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fmin(s::cl_double x, + s::cl_double y) __NOEXC { return std::fmin(x, y); } -__SYCL_EXPORT s::cl_half fmin(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fmin(s::cl_half x, s::cl_half y) __NOEXC { return std::fmin(x, y); } -MAKE_1V_2V(fmin, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(fmin, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(fmin, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_fmin, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_fmin, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_fmin, s::cl_half, s::cl_half, s::cl_half) // fmod -__SYCL_EXPORT s::cl_float fmod(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fmod(s::cl_float x, s::cl_float y) __NOEXC { return std::fmod(x, y); } -__SYCL_EXPORT s::cl_double fmod(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fmod(s::cl_double x, + s::cl_double y) __NOEXC { return std::fmod(x, y); } -__SYCL_EXPORT s::cl_half fmod(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fmod(s::cl_half x, s::cl_half y) __NOEXC { return std::fmod(x, y); } -MAKE_1V_2V(fmod, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(fmod, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(fmod, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_fmod, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_fmod, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_fmod, s::cl_half, s::cl_half, s::cl_half) // nextafter -__SYCL_EXPORT s::cl_float nextafter(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_nextafter(s::cl_float x, + s::cl_float y) __NOEXC { return std::nextafter(x, y); } -__SYCL_EXPORT s::cl_double nextafter(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_nextafter(s::cl_double x, + s::cl_double y) __NOEXC { return std::nextafter(x, y); } -__SYCL_EXPORT s::cl_half nextafter(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_nextafter(s::cl_half x, + s::cl_half y) __NOEXC { return std::nextafter(x, y); } -MAKE_1V_2V(nextafter, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(nextafter, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(nextafter, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_nextafter, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_nextafter, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_nextafter, s::cl_half, s::cl_half, s::cl_half) // fract -__SYCL_EXPORT s::cl_float fract(s::cl_float x, s::cl_float *iptr) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_fract(s::cl_float x, + s::cl_float *iptr) __NOEXC { return __fract(x, iptr); } -__SYCL_EXPORT s::cl_double fract(s::cl_double x, s::cl_double *iptr) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_fract(s::cl_double x, + s::cl_double *iptr) __NOEXC { return __fract(x, iptr); } -__SYCL_EXPORT s::cl_half fract(s::cl_half x, s::cl_half *iptr) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_fract(s::cl_half x, + s::cl_half *iptr) __NOEXC { return __fract(x, iptr); } -MAKE_1V_2P(fract, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2P(fract, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2P(fract, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2P(sycl_host_fract, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2P(sycl_host_fract, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2P(sycl_host_fract, s::cl_half, s::cl_half, s::cl_half) // frexp -__SYCL_EXPORT s::cl_float frexp(s::cl_float x, s::cl_int *exp) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_frexp(s::cl_float x, + s::cl_int *exp) __NOEXC { return std::frexp(x, exp); } -__SYCL_EXPORT s::cl_double frexp(s::cl_double x, s::cl_int *exp) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_frexp(s::cl_double x, + s::cl_int *exp) __NOEXC { return std::frexp(x, exp); } -__SYCL_EXPORT s::cl_half frexp(s::cl_half x, s::cl_int *exp) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_frexp(s::cl_half x, s::cl_int *exp) __NOEXC { return std::frexp(x, exp); } -MAKE_1V_2P(frexp, s::cl_float, s::cl_float, s::cl_int) -MAKE_1V_2P(frexp, s::cl_double, s::cl_double, s::cl_int) -MAKE_1V_2P(frexp, s::cl_half, s::cl_half, s::cl_int) +MAKE_1V_2P(sycl_host_frexp, s::cl_float, s::cl_float, s::cl_int) +MAKE_1V_2P(sycl_host_frexp, s::cl_double, s::cl_double, s::cl_int) +MAKE_1V_2P(sycl_host_frexp, s::cl_half, s::cl_half, s::cl_int) // hypot -__SYCL_EXPORT s::cl_float hypot(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_hypot(s::cl_float x, + s::cl_float y) __NOEXC { return std::hypot(x, y); } -__SYCL_EXPORT s::cl_double hypot(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_hypot(s::cl_double x, + s::cl_double y) __NOEXC { return std::hypot(x, y); } -__SYCL_EXPORT s::cl_half hypot(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_hypot(s::cl_half x, s::cl_half y) __NOEXC { return std::hypot(x, y); } -MAKE_1V_2V(hypot, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(hypot, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(hypot, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_hypot, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_hypot, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_hypot, s::cl_half, s::cl_half, s::cl_half) // ilogb -__SYCL_EXPORT s::cl_int ilogb(s::cl_float x) __NOEXC { return std::ilogb(x); } -__SYCL_EXPORT s::cl_int ilogb(s::cl_double x) __NOEXC { return std::ilogb(x); } -__SYCL_EXPORT s::cl_int ilogb(s::cl_half x) __NOEXC { return std::ilogb(x); } -MAKE_1V(ilogb, s::cl_int, s::cl_float) -MAKE_1V(ilogb, s::cl_int, s::cl_double) -MAKE_1V(ilogb, s::cl_int, s::cl_half) +__SYCL_EXPORT s::cl_int sycl_host_ilogb(s::cl_float x) __NOEXC { + return std::ilogb(x); +} +__SYCL_EXPORT s::cl_int sycl_host_ilogb(s::cl_double x) __NOEXC { + return std::ilogb(x); +} +__SYCL_EXPORT s::cl_int sycl_host_ilogb(s::cl_half x) __NOEXC { + return std::ilogb(x); +} +MAKE_1V(sycl_host_ilogb, s::cl_int, s::cl_float) +MAKE_1V(sycl_host_ilogb, s::cl_int, s::cl_double) +MAKE_1V(sycl_host_ilogb, s::cl_int, s::cl_half) // ldexp -__SYCL_EXPORT s::cl_float ldexp(s::cl_float x, s::cl_int k) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_ldexp(s::cl_float x, s::cl_int k) __NOEXC { return std::ldexp(x, k); } -__SYCL_EXPORT s::cl_double ldexp(s::cl_double x, s::cl_int k) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_ldexp(s::cl_double x, + s::cl_int k) __NOEXC { return std::ldexp(x, k); } -__SYCL_EXPORT s::cl_half ldexp(s::cl_half x, s::cl_int k) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_ldexp(s::cl_half x, s::cl_int k) __NOEXC { return std::ldexp(x, k); } -MAKE_1V_2V(ldexp, s::cl_float, s::cl_float, s::cl_int) -MAKE_1V_2V(ldexp, s::cl_double, s::cl_double, s::cl_int) -MAKE_1V_2V(ldexp, s::cl_half, s::cl_half, s::cl_int) +MAKE_1V_2V(sycl_host_ldexp, s::cl_float, s::cl_float, s::cl_int) +MAKE_1V_2V(sycl_host_ldexp, s::cl_double, s::cl_double, s::cl_int) +MAKE_1V_2V(sycl_host_ldexp, s::cl_half, s::cl_half, s::cl_int) // lgamma -__SYCL_EXPORT s::cl_float lgamma(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_lgamma(s::cl_float x) __NOEXC { + return std::lgamma(x); +} +__SYCL_EXPORT s::cl_double sycl_host_lgamma(s::cl_double x) __NOEXC { return std::lgamma(x); } -__SYCL_EXPORT s::cl_double lgamma(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_lgamma(s::cl_half x) __NOEXC { return std::lgamma(x); } -__SYCL_EXPORT s::cl_half lgamma(s::cl_half x) __NOEXC { return std::lgamma(x); } -MAKE_1V(lgamma, s::cl_float, s::cl_float) -MAKE_1V(lgamma, s::cl_double, s::cl_double) -MAKE_1V(lgamma, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_lgamma, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_lgamma, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_lgamma, s::cl_half, s::cl_half) // lgamma_r -__SYCL_EXPORT s::cl_float lgamma_r(s::cl_float x, s::cl_int *signp) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_lgamma_r(s::cl_float x, + s::cl_int *signp) __NOEXC { return __lgamma_r(x, signp); } -__SYCL_EXPORT s::cl_double lgamma_r(s::cl_double x, s::cl_int *signp) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_lgamma_r(s::cl_double x, + s::cl_int *signp) __NOEXC { return __lgamma_r(x, signp); } -__SYCL_EXPORT s::cl_half lgamma_r(s::cl_half x, s::cl_int *signp) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_lgamma_r(s::cl_half x, + s::cl_int *signp) __NOEXC { return __lgamma_r(x, signp); } -MAKE_1V_2P(lgamma_r, s::cl_float, s::cl_float, s::cl_int) -MAKE_1V_2P(lgamma_r, s::cl_double, s::cl_double, s::cl_int) -MAKE_1V_2P(lgamma_r, s::cl_half, s::cl_half, s::cl_int) +MAKE_1V_2P(sycl_host_lgamma_r, s::cl_float, s::cl_float, s::cl_int) +MAKE_1V_2P(sycl_host_lgamma_r, s::cl_double, s::cl_double, s::cl_int) +MAKE_1V_2P(sycl_host_lgamma_r, s::cl_half, s::cl_half, s::cl_int) // log -__SYCL_EXPORT s::cl_float log(s::cl_float x) __NOEXC { return std::log(x); } -__SYCL_EXPORT s::cl_double log(s::cl_double x) __NOEXC { return std::log(x); } -__SYCL_EXPORT s::cl_half log(s::cl_half x) __NOEXC { return std::log(x); } -MAKE_1V(log, s::cl_float, s::cl_float) -MAKE_1V(log, s::cl_double, s::cl_double) -MAKE_1V(log, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_log(s::cl_float x) __NOEXC { + return std::log(x); +} +__SYCL_EXPORT s::cl_double sycl_host_log(s::cl_double x) __NOEXC { + return std::log(x); +} +__SYCL_EXPORT s::cl_half sycl_host_log(s::cl_half x) __NOEXC { + return std::log(x); +} +MAKE_1V(sycl_host_log, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_log, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_log, s::cl_half, s::cl_half) // log2 -__SYCL_EXPORT s::cl_float log2(s::cl_float x) __NOEXC { return std::log2(x); } -__SYCL_EXPORT s::cl_double log2(s::cl_double x) __NOEXC { return std::log2(x); } -__SYCL_EXPORT s::cl_half log2(s::cl_half x) __NOEXC { return std::log2(x); } -MAKE_1V(log2, s::cl_float, s::cl_float) -MAKE_1V(log2, s::cl_double, s::cl_double) -MAKE_1V(log2, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_log2(s::cl_float x) __NOEXC { + return std::log2(x); +} +__SYCL_EXPORT s::cl_double sycl_host_log2(s::cl_double x) __NOEXC { + return std::log2(x); +} +__SYCL_EXPORT s::cl_half sycl_host_log2(s::cl_half x) __NOEXC { + return std::log2(x); +} +MAKE_1V(sycl_host_log2, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_log2, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_log2, s::cl_half, s::cl_half) // log10 -__SYCL_EXPORT s::cl_float log10(s::cl_float x) __NOEXC { return std::log10(x); } -__SYCL_EXPORT s::cl_double log10(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_log10(s::cl_float x) __NOEXC { return std::log10(x); } -__SYCL_EXPORT s::cl_half log10(s::cl_half x) __NOEXC { return std::log10(x); } -MAKE_1V(log10, s::cl_float, s::cl_float) -MAKE_1V(log10, s::cl_double, s::cl_double) -MAKE_1V(log10, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_double sycl_host_log10(s::cl_double x) __NOEXC { + return std::log10(x); +} +__SYCL_EXPORT s::cl_half sycl_host_log10(s::cl_half x) __NOEXC { + return std::log10(x); +} +MAKE_1V(sycl_host_log10, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_log10, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_log10, s::cl_half, s::cl_half) // log1p -__SYCL_EXPORT s::cl_float log1p(s::cl_float x) __NOEXC { return std::log1p(x); } -__SYCL_EXPORT s::cl_double log1p(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_log1p(s::cl_float x) __NOEXC { + return std::log1p(x); +} +__SYCL_EXPORT s::cl_double sycl_host_log1p(s::cl_double x) __NOEXC { + return std::log1p(x); +} +__SYCL_EXPORT s::cl_half sycl_host_log1p(s::cl_half x) __NOEXC { return std::log1p(x); } -__SYCL_EXPORT s::cl_half log1p(s::cl_half x) __NOEXC { return std::log1p(x); } -MAKE_1V(log1p, s::cl_float, s::cl_float) -MAKE_1V(log1p, s::cl_double, s::cl_double) -MAKE_1V(log1p, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_log1p, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_log1p, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_log1p, s::cl_half, s::cl_half) // logb -__SYCL_EXPORT s::cl_float logb(s::cl_float x) __NOEXC { return std::logb(x); } -__SYCL_EXPORT s::cl_double logb(s::cl_double x) __NOEXC { return std::logb(x); } -__SYCL_EXPORT s::cl_half logb(s::cl_half x) __NOEXC { return std::logb(x); } -MAKE_1V(logb, s::cl_float, s::cl_float) -MAKE_1V(logb, s::cl_double, s::cl_double) -MAKE_1V(logb, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_logb(s::cl_float x) __NOEXC { + return std::logb(x); +} +__SYCL_EXPORT s::cl_double sycl_host_logb(s::cl_double x) __NOEXC { + return std::logb(x); +} +__SYCL_EXPORT s::cl_half sycl_host_logb(s::cl_half x) __NOEXC { + return std::logb(x); +} +MAKE_1V(sycl_host_logb, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_logb, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_logb, s::cl_half, s::cl_half) // mad -__SYCL_EXPORT s::cl_float mad(s::cl_float a, s::cl_float b, - s::cl_float c) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_mad(s::cl_float a, s::cl_float b, + s::cl_float c) __NOEXC { return __mad(a, b, c); } -__SYCL_EXPORT s::cl_double mad(s::cl_double a, s::cl_double b, - s::cl_double c) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_mad(s::cl_double a, s::cl_double b, + s::cl_double c) __NOEXC { return __mad(a, b, c); } -__SYCL_EXPORT s::cl_half mad(s::cl_half a, s::cl_half b, s::cl_half c) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_mad(s::cl_half a, s::cl_half b, + s::cl_half c) __NOEXC { return __mad(a, b, c); } -MAKE_1V_2V_3V(mad, s::cl_float, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V_3V(mad, s::cl_double, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V_3V(mad, s::cl_half, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V_3V(sycl_host_mad, s::cl_float, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V_3V(sycl_host_mad, s::cl_double, s::cl_double, s::cl_double, + s::cl_double) +MAKE_1V_2V_3V(sycl_host_mad, s::cl_half, s::cl_half, s::cl_half, s::cl_half) // maxmag -__SYCL_EXPORT s::cl_float maxmag(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_maxmag(s::cl_float x, + s::cl_float y) __NOEXC { return __maxmag(x, y); } -__SYCL_EXPORT s::cl_double maxmag(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_maxmag(s::cl_double x, + s::cl_double y) __NOEXC { return __maxmag(x, y); } -__SYCL_EXPORT s::cl_half maxmag(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_maxmag(s::cl_half x, s::cl_half y) __NOEXC { return __maxmag(x, y); } -MAKE_1V_2V(maxmag, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(maxmag, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(maxmag, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_maxmag, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_maxmag, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_maxmag, s::cl_half, s::cl_half, s::cl_half) // minmag -__SYCL_EXPORT s::cl_float minmag(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_minmag(s::cl_float x, + s::cl_float y) __NOEXC { return __minmag(x, y); } -__SYCL_EXPORT s::cl_double minmag(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_minmag(s::cl_double x, + s::cl_double y) __NOEXC { return __minmag(x, y); } -__SYCL_EXPORT s::cl_half minmag(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_minmag(s::cl_half x, s::cl_half y) __NOEXC { return __minmag(x, y); } -MAKE_1V_2V(minmag, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(minmag, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(minmag, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_minmag, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_minmag, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_minmag, s::cl_half, s::cl_half, s::cl_half) // modf -__SYCL_EXPORT s::cl_float modf(s::cl_float x, s::cl_float *iptr) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_modf(s::cl_float x, + s::cl_float *iptr) __NOEXC { return std::modf(x, iptr); } -__SYCL_EXPORT s::cl_double modf(s::cl_double x, s::cl_double *iptr) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_modf(s::cl_double x, + s::cl_double *iptr) __NOEXC { return std::modf(x, iptr); } -__SYCL_EXPORT s::cl_half modf(s::cl_half x, s::cl_half *iptr) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_modf(s::cl_half x, + s::cl_half *iptr) __NOEXC { return std::modf(x, reinterpret_cast(iptr)); } -MAKE_1V_2P(modf, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2P(modf, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2P(modf, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2P(sycl_host_modf, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2P(sycl_host_modf, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2P(sycl_host_modf, s::cl_half, s::cl_half, s::cl_half) // nan -__SYCL_EXPORT s::cl_float nan(s::cl_uint nancode) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_nan(s::cl_uint nancode) __NOEXC { (void)nancode; return d::quiet_NaN(); } -__SYCL_EXPORT s::cl_double nan(s::cl_ulong nancode) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_nan(s::cl_ulong nancode) __NOEXC { (void)nancode; return d::quiet_NaN(); } -__SYCL_EXPORT s::cl_half nan(s::cl_ushort nancode) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_nan(s::cl_ushort nancode) __NOEXC { (void)nancode; return s::cl_half(d::quiet_NaN()); } -MAKE_1V(nan, s::cl_float, s::cl_uint) -MAKE_1V(nan, s::cl_double, s::cl_ulong) -MAKE_1V(nan, s::cl_half, s::cl_ushort) +MAKE_1V(sycl_host_nan, s::cl_float, s::cl_uint) +MAKE_1V(sycl_host_nan, s::cl_double, s::cl_ulong) +MAKE_1V(sycl_host_nan, s::cl_half, s::cl_ushort) // pow -__SYCL_EXPORT s::cl_float pow(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_pow(s::cl_float x, s::cl_float y) __NOEXC { return std::pow(x, y); } -__SYCL_EXPORT s::cl_double pow(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_pow(s::cl_double x, + s::cl_double y) __NOEXC { return std::pow(x, y); } -__SYCL_EXPORT s::cl_half pow(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_pow(s::cl_half x, s::cl_half y) __NOEXC { return std::pow(x, y); } -MAKE_1V_2V(pow, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(pow, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(pow, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_pow, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_pow, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_pow, s::cl_half, s::cl_half, s::cl_half) // pown -__SYCL_EXPORT s::cl_float pown(s::cl_float x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_pown(s::cl_float x, s::cl_int y) __NOEXC { return std::pow(x, y); } -__SYCL_EXPORT s::cl_double pown(s::cl_double x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_pown(s::cl_double x, s::cl_int y) __NOEXC { return std::pow(x, y); } -__SYCL_EXPORT s::cl_half pown(s::cl_half x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_pown(s::cl_half x, s::cl_int y) __NOEXC { return std::pow(x, y); } -MAKE_1V_2V(pown, s::cl_float, s::cl_float, s::cl_int) -MAKE_1V_2V(pown, s::cl_double, s::cl_double, s::cl_int) -MAKE_1V_2V(pown, s::cl_half, s::cl_half, s::cl_int) +MAKE_1V_2V(sycl_host_pown, s::cl_float, s::cl_float, s::cl_int) +MAKE_1V_2V(sycl_host_pown, s::cl_double, s::cl_double, s::cl_int) +MAKE_1V_2V(sycl_host_pown, s::cl_half, s::cl_half, s::cl_int) // powr -__SYCL_EXPORT s::cl_float powr(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_powr(s::cl_float x, s::cl_float y) __NOEXC { return __powr(x, y); } -__SYCL_EXPORT s::cl_double powr(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_powr(s::cl_double x, + s::cl_double y) __NOEXC { return __powr(x, y); } -__SYCL_EXPORT s::cl_half powr(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_powr(s::cl_half x, s::cl_half y) __NOEXC { return __powr(x, y); } -MAKE_1V_2V(powr, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(powr, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(powr, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_powr, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_powr, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_powr, s::cl_half, s::cl_half, s::cl_half) // remainder -__SYCL_EXPORT s::cl_float remainder(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_remainder(s::cl_float x, + s::cl_float y) __NOEXC { return std::remainder(x, y); } -__SYCL_EXPORT s::cl_double remainder(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_remainder(s::cl_double x, + s::cl_double y) __NOEXC { return std::remainder(x, y); } -__SYCL_EXPORT s::cl_half remainder(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_remainder(s::cl_half x, + s::cl_half y) __NOEXC { return std::remainder(x, y); } -MAKE_1V_2V(remainder, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2V(remainder, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2V(remainder, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2V(sycl_host_remainder, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_remainder, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2V(sycl_host_remainder, s::cl_half, s::cl_half, s::cl_half) // remquo -__SYCL_EXPORT s::cl_float remquo(s::cl_float x, s::cl_float y, - s::cl_int *quo) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_remquo(s::cl_float x, s::cl_float y, + s::cl_int *quo) __NOEXC { return std::remquo(x, y, quo); } -__SYCL_EXPORT s::cl_double remquo(s::cl_double x, s::cl_double y, - s::cl_int *quo) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_remquo(s::cl_double x, s::cl_double y, + s::cl_int *quo) __NOEXC { return std::remquo(x, y, quo); } -__SYCL_EXPORT s::cl_half remquo(s::cl_half x, s::cl_half y, - s::cl_int *quo) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_remquo(s::cl_half x, s::cl_half y, + s::cl_int *quo) __NOEXC { return std::remquo(x, y, quo); } -MAKE_1V_2V_3P(remquo, s::cl_float, s::cl_float, s::cl_float, s::cl_int) -MAKE_1V_2V_3P(remquo, s::cl_double, s::cl_double, s::cl_double, s::cl_int) -MAKE_1V_2V_3P(remquo, s::cl_half, s::cl_half, s::cl_half, s::cl_int) +MAKE_1V_2V_3P(sycl_host_remquo, s::cl_float, s::cl_float, s::cl_float, + s::cl_int) +MAKE_1V_2V_3P(sycl_host_remquo, s::cl_double, s::cl_double, s::cl_double, + s::cl_int) +MAKE_1V_2V_3P(sycl_host_remquo, s::cl_half, s::cl_half, s::cl_half, s::cl_int) // rint -__SYCL_EXPORT s::cl_float rint(s::cl_float x) __NOEXC { return std::rint(x); } -__SYCL_EXPORT s::cl_double rint(s::cl_double x) __NOEXC { return std::rint(x); } -__SYCL_EXPORT s::cl_half rint(s::cl_half x) __NOEXC { return std::rint(x); } -MAKE_1V(rint, s::cl_float, s::cl_float) -MAKE_1V(rint, s::cl_double, s::cl_double) -MAKE_1V(rint, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_rint(s::cl_float x) __NOEXC { + return std::rint(x); +} +__SYCL_EXPORT s::cl_double sycl_host_rint(s::cl_double x) __NOEXC { + return std::rint(x); +} +__SYCL_EXPORT s::cl_half sycl_host_rint(s::cl_half x) __NOEXC { + return std::rint(x); +} +MAKE_1V(sycl_host_rint, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_rint, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_rint, s::cl_half, s::cl_half) // rootn -__SYCL_EXPORT s::cl_float rootn(s::cl_float x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_rootn(s::cl_float x, s::cl_int y) __NOEXC { return __rootn(x, y); } -__SYCL_EXPORT s::cl_double rootn(s::cl_double x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_rootn(s::cl_double x, + s::cl_int y) __NOEXC { return __rootn(x, y); } -__SYCL_EXPORT s::cl_half rootn(s::cl_half x, s::cl_int y) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_rootn(s::cl_half x, s::cl_int y) __NOEXC { return __rootn(x, y); } -MAKE_1V_2V(rootn, s::cl_float, s::cl_float, s::cl_int) -MAKE_1V_2V(rootn, s::cl_double, s::cl_double, s::cl_int) -MAKE_1V_2V(rootn, s::cl_half, s::cl_half, s::cl_int) +MAKE_1V_2V(sycl_host_rootn, s::cl_float, s::cl_float, s::cl_int) +MAKE_1V_2V(sycl_host_rootn, s::cl_double, s::cl_double, s::cl_int) +MAKE_1V_2V(sycl_host_rootn, s::cl_half, s::cl_half, s::cl_int) // round -__SYCL_EXPORT s::cl_float round(s::cl_float x) __NOEXC { return std::round(x); } -__SYCL_EXPORT s::cl_double round(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_round(s::cl_float x) __NOEXC { + return std::round(x); +} +__SYCL_EXPORT s::cl_double sycl_host_round(s::cl_double x) __NOEXC { + return std::round(x); +} +__SYCL_EXPORT s::cl_half sycl_host_round(s::cl_half x) __NOEXC { return std::round(x); } -__SYCL_EXPORT s::cl_half round(s::cl_half x) __NOEXC { return std::round(x); } -MAKE_1V(round, s::cl_float, s::cl_float) -MAKE_1V(round, s::cl_double, s::cl_double) -MAKE_1V(round, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_round, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_round, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_round, s::cl_half, s::cl_half) // rsqrt -__SYCL_EXPORT s::cl_float rsqrt(s::cl_float x) __NOEXC { return __rsqrt(x); } -__SYCL_EXPORT s::cl_double rsqrt(s::cl_double x) __NOEXC { return __rsqrt(x); } -__SYCL_EXPORT s::cl_half rsqrt(s::cl_half x) __NOEXC { return __rsqrt(x); } -MAKE_1V(rsqrt, s::cl_float, s::cl_float) -MAKE_1V(rsqrt, s::cl_double, s::cl_double) -MAKE_1V(rsqrt, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_rsqrt(s::cl_float x) __NOEXC { + return __rsqrt(x); +} +__SYCL_EXPORT s::cl_double sycl_host_rsqrt(s::cl_double x) __NOEXC { + return __rsqrt(x); +} +__SYCL_EXPORT s::cl_half sycl_host_rsqrt(s::cl_half x) __NOEXC { + return __rsqrt(x); +} +MAKE_1V(sycl_host_rsqrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_rsqrt, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_rsqrt, s::cl_half, s::cl_half) // sin -__SYCL_EXPORT s::cl_float sin(s::cl_float x) __NOEXC { return std::sin(x); } -__SYCL_EXPORT s::cl_double sin(s::cl_double x) __NOEXC { return std::sin(x); } -__SYCL_EXPORT s::cl_half sin(s::cl_half x) __NOEXC { return std::sin(x); } -MAKE_1V(sin, s::cl_float, s::cl_float) -MAKE_1V(sin, s::cl_double, s::cl_double) -MAKE_1V(sin, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_sin(s::cl_float x) __NOEXC { + return std::sin(x); +} +__SYCL_EXPORT s::cl_double sycl_host_sin(s::cl_double x) __NOEXC { + return std::sin(x); +} +__SYCL_EXPORT s::cl_half sycl_host_sin(s::cl_half x) __NOEXC { + return std::sin(x); +} +MAKE_1V(sycl_host_sin, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_sin, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_sin, s::cl_half, s::cl_half) // sincos -__SYCL_EXPORT s::cl_float sincos(s::cl_float x, s::cl_float *cosval) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_sincos(s::cl_float x, + s::cl_float *cosval) __NOEXC { return __sincos(x, cosval); } -__SYCL_EXPORT s::cl_double sincos(s::cl_double x, - s::cl_double *cosval) __NOEXC { +__SYCL_EXPORT s::cl_double sycl_host_sincos(s::cl_double x, + s::cl_double *cosval) __NOEXC { return __sincos(x, cosval); } -__SYCL_EXPORT s::cl_half sincos(s::cl_half x, s::cl_half *cosval) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_sincos(s::cl_half x, + s::cl_half *cosval) __NOEXC { return __sincos(x, cosval); } -MAKE_1V_2P(sincos, s::cl_float, s::cl_float, s::cl_float) -MAKE_1V_2P(sincos, s::cl_double, s::cl_double, s::cl_double) -MAKE_1V_2P(sincos, s::cl_half, s::cl_half, s::cl_half) +MAKE_1V_2P(sycl_host_sincos, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2P(sycl_host_sincos, s::cl_double, s::cl_double, s::cl_double) +MAKE_1V_2P(sycl_host_sincos, s::cl_half, s::cl_half, s::cl_half) // sinh -__SYCL_EXPORT s::cl_float sinh(s::cl_float x) __NOEXC { return std::sinh(x); } -__SYCL_EXPORT s::cl_double sinh(s::cl_double x) __NOEXC { return std::sinh(x); } -__SYCL_EXPORT s::cl_half sinh(s::cl_half x) __NOEXC { return std::sinh(x); } -MAKE_1V(sinh, s::cl_float, s::cl_float) -MAKE_1V(sinh, s::cl_double, s::cl_double) -MAKE_1V(sinh, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_sinh(s::cl_float x) __NOEXC { + return std::sinh(x); +} +__SYCL_EXPORT s::cl_double sycl_host_sinh(s::cl_double x) __NOEXC { + return std::sinh(x); +} +__SYCL_EXPORT s::cl_half sycl_host_sinh(s::cl_half x) __NOEXC { + return std::sinh(x); +} +MAKE_1V(sycl_host_sinh, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_sinh, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_sinh, s::cl_half, s::cl_half) // sinpi -__SYCL_EXPORT s::cl_float sinpi(s::cl_float x) __NOEXC { return __sinpi(x); } -__SYCL_EXPORT s::cl_double sinpi(s::cl_double x) __NOEXC { return __sinpi(x); } -__SYCL_EXPORT s::cl_half sinpi(s::cl_half x) __NOEXC { return __sinpi(x); } -MAKE_1V(sinpi, s::cl_float, s::cl_float) -MAKE_1V(sinpi, s::cl_double, s::cl_double) -MAKE_1V(sinpi, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_sinpi(s::cl_float x) __NOEXC { + return __sinpi(x); +} +__SYCL_EXPORT s::cl_double sycl_host_sinpi(s::cl_double x) __NOEXC { + return __sinpi(x); +} +__SYCL_EXPORT s::cl_half sycl_host_sinpi(s::cl_half x) __NOEXC { + return __sinpi(x); +} +MAKE_1V(sycl_host_sinpi, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_sinpi, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_sinpi, s::cl_half, s::cl_half) // sqrt -__SYCL_EXPORT s::cl_float sqrt(s::cl_float x) __NOEXC { return std::sqrt(x); } -__SYCL_EXPORT s::cl_double sqrt(s::cl_double x) __NOEXC { return std::sqrt(x); } -__SYCL_EXPORT s::cl_half sqrt(s::cl_half x) __NOEXC { return std::sqrt(x); } -MAKE_1V(sqrt, s::cl_float, s::cl_float) -MAKE_1V(sqrt, s::cl_double, s::cl_double) -MAKE_1V(sqrt, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_sqrt(s::cl_float x) __NOEXC { + return std::sqrt(x); +} +__SYCL_EXPORT s::cl_double sycl_host_sqrt(s::cl_double x) __NOEXC { + return std::sqrt(x); +} +__SYCL_EXPORT s::cl_half sycl_host_sqrt(s::cl_half x) __NOEXC { + return std::sqrt(x); +} +MAKE_1V(sycl_host_sqrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_sqrt, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_sqrt, s::cl_half, s::cl_half) // tan -__SYCL_EXPORT s::cl_float tan(s::cl_float x) __NOEXC { return std::tan(x); } -__SYCL_EXPORT s::cl_double tan(s::cl_double x) __NOEXC { return std::tan(x); } -__SYCL_EXPORT s::cl_half tan(s::cl_half x) __NOEXC { return std::tan(x); } -MAKE_1V(tan, s::cl_float, s::cl_float) -MAKE_1V(tan, s::cl_double, s::cl_double) -MAKE_1V(tan, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_tan(s::cl_float x) __NOEXC { + return std::tan(x); +} +__SYCL_EXPORT s::cl_double sycl_host_tan(s::cl_double x) __NOEXC { + return std::tan(x); +} +__SYCL_EXPORT s::cl_half sycl_host_tan(s::cl_half x) __NOEXC { + return std::tan(x); +} +MAKE_1V(sycl_host_tan, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_tan, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_tan, s::cl_half, s::cl_half) // tanh -__SYCL_EXPORT s::cl_float tanh(s::cl_float x) __NOEXC { return std::tanh(x); } -__SYCL_EXPORT s::cl_double tanh(s::cl_double x) __NOEXC { return std::tanh(x); } -__SYCL_EXPORT s::cl_half tanh(s::cl_half x) __NOEXC { return std::tanh(x); } -MAKE_1V(tanh, s::cl_float, s::cl_float) -MAKE_1V(tanh, s::cl_double, s::cl_double) -MAKE_1V(tanh, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_tanh(s::cl_float x) __NOEXC { + return std::tanh(x); +} +__SYCL_EXPORT s::cl_double sycl_host_tanh(s::cl_double x) __NOEXC { + return std::tanh(x); +} +__SYCL_EXPORT s::cl_half sycl_host_tanh(s::cl_half x) __NOEXC { + return std::tanh(x); +} +MAKE_1V(sycl_host_tanh, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_tanh, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_tanh, s::cl_half, s::cl_half) // tanpi -__SYCL_EXPORT s::cl_float tanpi(s::cl_float x) __NOEXC { return __tanpi(x); } -__SYCL_EXPORT s::cl_double tanpi(s::cl_double x) __NOEXC { return __tanpi(x); } -__SYCL_EXPORT s::cl_half tanpi(s::cl_half x) __NOEXC { return __tanpi(x); } -MAKE_1V(tanpi, s::cl_float, s::cl_float) -MAKE_1V(tanpi, s::cl_double, s::cl_double) -MAKE_1V(tanpi, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_float sycl_host_tanpi(s::cl_float x) __NOEXC { + return __tanpi(x); +} +__SYCL_EXPORT s::cl_double sycl_host_tanpi(s::cl_double x) __NOEXC { + return __tanpi(x); +} +__SYCL_EXPORT s::cl_half sycl_host_tanpi(s::cl_half x) __NOEXC { + return __tanpi(x); +} +MAKE_1V(sycl_host_tanpi, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_tanpi, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_tanpi, s::cl_half, s::cl_half) // tgamma -__SYCL_EXPORT s::cl_float tgamma(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_tgamma(s::cl_float x) __NOEXC { + return std::tgamma(x); +} +__SYCL_EXPORT s::cl_double sycl_host_tgamma(s::cl_double x) __NOEXC { return std::tgamma(x); } -__SYCL_EXPORT s::cl_double tgamma(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_half sycl_host_tgamma(s::cl_half x) __NOEXC { return std::tgamma(x); } -__SYCL_EXPORT s::cl_half tgamma(s::cl_half x) __NOEXC { return std::tgamma(x); } -MAKE_1V(tgamma, s::cl_float, s::cl_float) -MAKE_1V(tgamma, s::cl_double, s::cl_double) -MAKE_1V(tgamma, s::cl_half, s::cl_half) +MAKE_1V(sycl_host_tgamma, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_tgamma, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_tgamma, s::cl_half, s::cl_half) // trunc -__SYCL_EXPORT s::cl_float trunc(s::cl_float x) __NOEXC { return std::trunc(x); } -__SYCL_EXPORT s::cl_double trunc(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_trunc(s::cl_float x) __NOEXC { + return std::trunc(x); +} +__SYCL_EXPORT s::cl_double sycl_host_trunc(s::cl_double x) __NOEXC { return std::trunc(x); } -__SYCL_EXPORT s::cl_half trunc(s::cl_half x) __NOEXC { return std::trunc(x); } -MAKE_1V(trunc, s::cl_float, s::cl_float) -MAKE_1V(trunc, s::cl_double, s::cl_double) -MAKE_1V(trunc, s::cl_half, s::cl_half) +__SYCL_EXPORT s::cl_half sycl_host_trunc(s::cl_half x) __NOEXC { + return std::trunc(x); +} +MAKE_1V(sycl_host_trunc, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_trunc, s::cl_double, s::cl_double) +MAKE_1V(sycl_host_trunc, s::cl_half, s::cl_half) // --------------- 4.13.3 Native Math functions. Host implementations. --------- // native_cos -__SYCL_EXPORT s::cl_float native_cos(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_cos(s::cl_float x) __NOEXC { return std::cos(x); } -MAKE_1V(native_cos, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_cos, s::cl_float, s::cl_float) // native_divide -__SYCL_EXPORT s::cl_float native_divide(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_divide(s::cl_float x, + s::cl_float y) __NOEXC { return x / y; } -MAKE_1V_2V(native_divide, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_native_divide, s::cl_float, s::cl_float, s::cl_float) // native_exp -__SYCL_EXPORT s::cl_float native_exp(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_exp(s::cl_float x) __NOEXC { return std::exp(x); } -MAKE_1V(native_exp, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_exp, s::cl_float, s::cl_float) // native_exp2 -__SYCL_EXPORT s::cl_float native_exp2(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_exp2(s::cl_float x) __NOEXC { return std::exp2(x); } -MAKE_1V(native_exp2, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_exp2, s::cl_float, s::cl_float) // native_exp10 -__SYCL_EXPORT s::cl_float native_exp10(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_exp10(s::cl_float x) __NOEXC { return std::pow(10, x); } -MAKE_1V(native_exp10, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_exp10, s::cl_float, s::cl_float) // native_log -__SYCL_EXPORT s::cl_float native_log(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_log(s::cl_float x) __NOEXC { return std::log(x); } -MAKE_1V(native_log, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_log, s::cl_float, s::cl_float) // native_log2 -__SYCL_EXPORT s::cl_float native_log2(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_log2(s::cl_float x) __NOEXC { return std::log2(x); } -MAKE_1V(native_log2, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_log2, s::cl_float, s::cl_float) // native_log10 -__SYCL_EXPORT s::cl_float native_log10(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_log10(s::cl_float x) __NOEXC { return std::log10(x); } -MAKE_1V(native_log10, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_log10, s::cl_float, s::cl_float) // native_powr -__SYCL_EXPORT s::cl_float native_powr(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_powr(s::cl_float x, + s::cl_float y) __NOEXC { return (x >= 0 ? std::pow(x, y) : x); } -MAKE_1V_2V(native_powr, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_native_powr, s::cl_float, s::cl_float, s::cl_float) // native_recip -__SYCL_EXPORT s::cl_float native_recip(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_recip(s::cl_float x) __NOEXC { return 1.0 / x; } -MAKE_1V(native_recip, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_recip, s::cl_float, s::cl_float) // native_rsqrt -__SYCL_EXPORT s::cl_float native_rsqrt(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_rsqrt(s::cl_float x) __NOEXC { return 1.0 / std::sqrt(x); } -MAKE_1V(native_rsqrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_rsqrt, s::cl_float, s::cl_float) // native_sin -__SYCL_EXPORT s::cl_float native_sin(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_sin(s::cl_float x) __NOEXC { return std::sin(x); } -MAKE_1V(native_sin, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_sin, s::cl_float, s::cl_float) // native_sqrt -__SYCL_EXPORT s::cl_float native_sqrt(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_sqrt(s::cl_float x) __NOEXC { return std::sqrt(x); } -MAKE_1V(native_sqrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_sqrt, s::cl_float, s::cl_float) // native_tan -__SYCL_EXPORT s::cl_float native_tan(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_native_tan(s::cl_float x) __NOEXC { return std::tan(x); } -MAKE_1V(native_tan, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_native_tan, s::cl_float, s::cl_float) // ---------- 4.13.3 Half Precision Math functions. Host implementations. ------ // half_cos -__SYCL_EXPORT s::cl_float half_cos(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_cos(s::cl_float x) __NOEXC { return std::cos(x); } -MAKE_1V(half_cos, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_cos, s::cl_float, s::cl_float) // half_divide -__SYCL_EXPORT s::cl_float half_divide(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_divide(s::cl_float x, + s::cl_float y) __NOEXC { return x / y; } -MAKE_1V_2V(half_divide, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_half_divide, s::cl_float, s::cl_float, s::cl_float) // half_exp -__SYCL_EXPORT s::cl_float half_exp(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_exp(s::cl_float x) __NOEXC { return std::exp(x); } -MAKE_1V(half_exp, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_exp, s::cl_float, s::cl_float) // half_exp2 -__SYCL_EXPORT s::cl_float half_exp2(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_exp2(s::cl_float x) __NOEXC { return std::exp2(x); } -MAKE_1V(half_exp2, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_exp2, s::cl_float, s::cl_float) // half_exp10 -__SYCL_EXPORT s::cl_float half_exp10(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_exp10(s::cl_float x) __NOEXC { return std::pow(10, x); } -MAKE_1V(half_exp10, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_exp10, s::cl_float, s::cl_float) // half_log -__SYCL_EXPORT s::cl_float half_log(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_log(s::cl_float x) __NOEXC { return std::log(x); } -MAKE_1V(half_log, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_log, s::cl_float, s::cl_float) // half_log2 -__SYCL_EXPORT s::cl_float half_log2(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_log2(s::cl_float x) __NOEXC { return std::log2(x); } -MAKE_1V(half_log2, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_log2, s::cl_float, s::cl_float) // half_log10 -__SYCL_EXPORT s::cl_float half_log10(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_log10(s::cl_float x) __NOEXC { return std::log10(x); } -MAKE_1V(half_log10, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_log10, s::cl_float, s::cl_float) // half_powr -__SYCL_EXPORT s::cl_float half_powr(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_powr(s::cl_float x, + s::cl_float y) __NOEXC { return (x >= 0 ? std::pow(x, y) : x); } -MAKE_1V_2V(half_powr, s::cl_float, s::cl_float, s::cl_float) +MAKE_1V_2V(sycl_host_half_powr, s::cl_float, s::cl_float, s::cl_float) // half_recip -__SYCL_EXPORT s::cl_float half_recip(s::cl_float x) __NOEXC { return 1.0 / x; } -MAKE_1V(half_recip, s::cl_float, s::cl_float) +__SYCL_EXPORT s::cl_float sycl_host_half_recip(s::cl_float x) __NOEXC { + return 1.0 / x; +} +MAKE_1V(sycl_host_half_recip, s::cl_float, s::cl_float) // half_rsqrt -__SYCL_EXPORT s::cl_float half_rsqrt(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_rsqrt(s::cl_float x) __NOEXC { return 1.0 / std::sqrt(x); } -MAKE_1V(half_rsqrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_rsqrt, s::cl_float, s::cl_float) // half_sin -__SYCL_EXPORT s::cl_float half_sin(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_sin(s::cl_float x) __NOEXC { return std::sin(x); } -MAKE_1V(half_sin, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_sin, s::cl_float, s::cl_float) // half_sqrt -__SYCL_EXPORT s::cl_float half_sqrt(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_sqrt(s::cl_float x) __NOEXC { return std::sqrt(x); } -MAKE_1V(half_sqrt, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_sqrt, s::cl_float, s::cl_float) // half_tan -__SYCL_EXPORT s::cl_float half_tan(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_float sycl_host_half_tan(s::cl_float x) __NOEXC { return std::tan(x); } -MAKE_1V(half_tan, s::cl_float, s::cl_float) +MAKE_1V(sycl_host_half_tan, s::cl_float, s::cl_float) } // namespace __host_std diff --git a/sycl/source/detail/builtins_relational.cpp b/sycl/source/detail/builtins_relational.cpp index 38353572e09a2..8d64e1379733f 100644 --- a/sycl/source/detail/builtins_relational.cpp +++ b/sycl/source/detail/builtins_relational.cpp @@ -91,7 +91,7 @@ template inline T __sUnordered(T x, T y) { template inline typename sycl::detail::enable_if_t::value, T> -__bitselect(T a, T b, T c) { +__sycl_host_bitselect(T a, T b, T c) { return (a & ~c) | (b & c); } @@ -122,7 +122,8 @@ template <> union databitset { template typename sycl::detail::enable_if_t::value, - T> inline __bitselect(T a, T b, T c) { + T> inline __sycl_host_bitselect(T a, T b, + T c) { databitset ba; ba.f = a; databitset bb; @@ -135,7 +136,8 @@ typename sycl::detail::enable_if_t::value, return br.f; } -template inline T2 __select(T2 a, T2 b, T c) { +template +inline T2 __sycl_host_select(T2 a, T2 b, T c) { return (c ? b : a); } @@ -146,79 +148,92 @@ template inline T2 __vselect(T2 a, T2 b, T c) { // ---------- 4.13.7 Relational functions. Host implementations. --------------- // FOrdEqual-isequal -__SYCL_EXPORT s::cl_int FOrdEqual(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdEqual(s::cl_float x, + s::cl_float y) __NOEXC { return __sFOrdEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdEqual(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdEqual(s::cl_double x, + s::cl_double y) __NOEXC { return __sFOrdEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdEqual(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdEqual(s::cl_half x, + s::cl_half y) __NOEXC { return __sFOrdEqual(x, y); } -MAKE_1V_2V_FUNC(FOrdEqual, __vFOrdEqual, s::cl_int, s::cl_float, s::cl_float) -MAKE_1V_2V_FUNC(FOrdEqual, __vFOrdEqual, s::cl_long, s::cl_double, s::cl_double) -MAKE_1V_2V_FUNC(FOrdEqual, __vFOrdEqual, s::cl_short, s::cl_half, s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_FOrdEqual, __vFOrdEqual, s::cl_int, s::cl_float, + s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_FOrdEqual, __vFOrdEqual, s::cl_long, s::cl_double, + s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_FOrdEqual, __vFOrdEqual, s::cl_short, s::cl_half, + s::cl_half) // FUnordNotEqual-isnotequal -__SYCL_EXPORT s::cl_int FUnordNotEqual(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FUnordNotEqual(s::cl_float x, + s::cl_float y) __NOEXC { return __sFUnordNotEqual(x, y); } -__SYCL_EXPORT s::cl_int FUnordNotEqual(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FUnordNotEqual(s::cl_double x, + s::cl_double y) __NOEXC { return __sFUnordNotEqual(x, y); } -__SYCL_EXPORT s::cl_int FUnordNotEqual(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FUnordNotEqual(s::cl_half x, + s::cl_half y) __NOEXC { return __sFUnordNotEqual(x, y); } -MAKE_1V_2V_FUNC(FUnordNotEqual, __vFUnordNotEqual, s::cl_int, s::cl_float, - s::cl_float) -MAKE_1V_2V_FUNC(FUnordNotEqual, __vFUnordNotEqual, s::cl_long, s::cl_double, - s::cl_double) -MAKE_1V_2V_FUNC(FUnordNotEqual, __vFUnordNotEqual, s::cl_short, s::cl_half, - s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_FUnordNotEqual, __vFUnordNotEqual, s::cl_int, + s::cl_float, s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_FUnordNotEqual, __vFUnordNotEqual, s::cl_long, + s::cl_double, s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_FUnordNotEqual, __vFUnordNotEqual, s::cl_short, + s::cl_half, s::cl_half) // (FOrdGreaterThan) // isgreater -__SYCL_EXPORT s::cl_int FOrdGreaterThan(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdGreaterThan(s::cl_float x, + s::cl_float y) __NOEXC { return __sFOrdGreaterThan(x, y); } -__SYCL_EXPORT s::cl_int FOrdGreaterThan(s::cl_double x, - s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdGreaterThan(s::cl_double x, + s::cl_double y) __NOEXC { return __sFOrdGreaterThan(x, y); } -__SYCL_EXPORT s::cl_int FOrdGreaterThan(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdGreaterThan(s::cl_half x, + s::cl_half y) __NOEXC { return __sFOrdGreaterThan(x, y); } -MAKE_1V_2V_FUNC(FOrdGreaterThan, __vFOrdGreaterThan, s::cl_int, s::cl_float, - s::cl_float) -MAKE_1V_2V_FUNC(FOrdGreaterThan, __vFOrdGreaterThan, s::cl_long, s::cl_double, - s::cl_double) -MAKE_1V_2V_FUNC(FOrdGreaterThan, __vFOrdGreaterThan, s::cl_short, s::cl_half, - s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_FOrdGreaterThan, __vFOrdGreaterThan, s::cl_int, + s::cl_float, s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_FOrdGreaterThan, __vFOrdGreaterThan, s::cl_long, + s::cl_double, s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_FOrdGreaterThan, __vFOrdGreaterThan, s::cl_short, + s::cl_half, s::cl_half) // (FOrdGreaterThanEqual) // isgreaterequal -__SYCL_EXPORT s::cl_int FOrdGreaterThanEqual(s::cl_float x, - s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdGreaterThanEqual(s::cl_float x, + s::cl_float y) __NOEXC { return __sFOrdGreaterThanEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdGreaterThanEqual(s::cl_double x, - s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdGreaterThanEqual(s::cl_double x, + s::cl_double y) __NOEXC { return __sFOrdGreaterThanEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdGreaterThanEqual(s::cl_half x, - s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdGreaterThanEqual(s::cl_half x, + s::cl_half y) __NOEXC { return __sFOrdGreaterThanEqual(x, y); } -MAKE_1V_2V_FUNC(FOrdGreaterThanEqual, __vFOrdGreaterThanEqual, s::cl_int, - s::cl_float, s::cl_float) -MAKE_1V_2V_FUNC(FOrdGreaterThanEqual, __vFOrdGreaterThanEqual, s::cl_long, - s::cl_double, s::cl_double) -MAKE_1V_2V_FUNC(FOrdGreaterThanEqual, __vFOrdGreaterThanEqual, s::cl_short, - s::cl_half, s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_FOrdGreaterThanEqual, __vFOrdGreaterThanEqual, + s::cl_int, s::cl_float, s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_FOrdGreaterThanEqual, __vFOrdGreaterThanEqual, + s::cl_long, s::cl_double, s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_FOrdGreaterThanEqual, __vFOrdGreaterThanEqual, + s::cl_short, s::cl_half, s::cl_half) // (FOrdLessThan) // isless -__SYCL_EXPORT s::cl_int FOrdLessThan(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdLessThan(s::cl_float x, + s::cl_float y) __NOEXC { return (x < y); } -__SYCL_EXPORT s::cl_int FOrdLessThan(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdLessThan(s::cl_double x, + s::cl_double y) __NOEXC { return (x < y); } __SYCL_EXPORT s::cl_int __vFOrdLessThan(s::cl_float x, s::cl_float y) __NOEXC { @@ -228,77 +243,85 @@ __SYCL_EXPORT s::cl_long __vFOrdLessThan(s::cl_double x, s::cl_double y) __NOEXC { return -(x < y); } -__SYCL_EXPORT s::cl_int FOrdLessThan(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdLessThan(s::cl_half x, + s::cl_half y) __NOEXC { return (x < y); } __SYCL_EXPORT s::cl_short __vFOrdLessThan(s::cl_half x, s::cl_half y) __NOEXC { return -static_cast(x < y); } -MAKE_1V_2V_FUNC(FOrdLessThan, __vFOrdLessThan, s::cl_int, s::cl_float, +MAKE_1V_2V_FUNC(sycl_host_FOrdLessThan, __vFOrdLessThan, s::cl_int, s::cl_float, s::cl_float) -MAKE_1V_2V_FUNC(FOrdLessThan, __vFOrdLessThan, s::cl_long, s::cl_double, - s::cl_double) -MAKE_1V_2V_FUNC(FOrdLessThan, __vFOrdLessThan, s::cl_short, s::cl_half, - s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_FOrdLessThan, __vFOrdLessThan, s::cl_long, + s::cl_double, s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_FOrdLessThan, __vFOrdLessThan, s::cl_short, + s::cl_half, s::cl_half) // (FOrdLessThanEqual) // islessequal -__SYCL_EXPORT s::cl_int FOrdLessThanEqual(s::cl_float x, - s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdLessThanEqual(s::cl_float x, + s::cl_float y) __NOEXC { return __sFOrdLessThanEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdLessThanEqual(s::cl_double x, - s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdLessThanEqual(s::cl_double x, + s::cl_double y) __NOEXC { return __sFOrdLessThanEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdLessThanEqual(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdLessThanEqual(s::cl_half x, + s::cl_half y) __NOEXC { return __sFOrdLessThanEqual(x, y); } -MAKE_1V_2V_FUNC(FOrdLessThanEqual, __vFOrdLessThanEqual, s::cl_int, s::cl_float, - s::cl_float) -MAKE_1V_2V_FUNC(FOrdLessThanEqual, __vFOrdLessThanEqual, s::cl_long, +MAKE_1V_2V_FUNC(sycl_host_FOrdLessThanEqual, __vFOrdLessThanEqual, s::cl_int, + s::cl_float, s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_FOrdLessThanEqual, __vFOrdLessThanEqual, s::cl_long, s::cl_double, s::cl_double) -MAKE_1V_2V_FUNC(FOrdLessThanEqual, __vFOrdLessThanEqual, s::cl_short, +MAKE_1V_2V_FUNC(sycl_host_FOrdLessThanEqual, __vFOrdLessThanEqual, s::cl_short, s::cl_half, s::cl_half) // (FOrdNotEqual) // islessgreater -__SYCL_EXPORT s::cl_int FOrdNotEqual(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdNotEqual(s::cl_float x, + s::cl_float y) __NOEXC { return __sFOrdNotEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdNotEqual(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdNotEqual(s::cl_double x, + s::cl_double y) __NOEXC { return __sFOrdNotEqual(x, y); } -__SYCL_EXPORT s::cl_int FOrdNotEqual(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_FOrdNotEqual(s::cl_half x, + s::cl_half y) __NOEXC { return __sFOrdNotEqual(x, y); } -MAKE_1V_2V_FUNC(FOrdNotEqual, __vFOrdNotEqual, s::cl_int, s::cl_float, +MAKE_1V_2V_FUNC(sycl_host_FOrdNotEqual, __vFOrdNotEqual, s::cl_int, s::cl_float, s::cl_float) -MAKE_1V_2V_FUNC(FOrdNotEqual, __vFOrdNotEqual, s::cl_long, s::cl_double, - s::cl_double) -MAKE_1V_2V_FUNC(FOrdNotEqual, __vFOrdNotEqual, s::cl_short, s::cl_half, - s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_FOrdNotEqual, __vFOrdNotEqual, s::cl_long, + s::cl_double, s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_FOrdNotEqual, __vFOrdNotEqual, s::cl_short, + s::cl_half, s::cl_half) // (LessOrGreater) // islessgreater -__SYCL_EXPORT s::cl_int LessOrGreater(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_LessOrGreater(s::cl_float x, + s::cl_float y) __NOEXC { return __sLessOrGreater(x, y); } -__SYCL_EXPORT s::cl_int LessOrGreater(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_LessOrGreater(s::cl_double x, + s::cl_double y) __NOEXC { return __sLessOrGreater(x, y); } -__SYCL_EXPORT s::cl_int LessOrGreater(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_LessOrGreater(s::cl_half x, + s::cl_half y) __NOEXC { return __sLessOrGreater(x, y); } -MAKE_1V_2V_FUNC(LessOrGreater, __vLessOrGreater, s::cl_int, s::cl_float, - s::cl_float) -MAKE_1V_2V_FUNC(LessOrGreater, __vLessOrGreater, s::cl_long, s::cl_double, - s::cl_double) -MAKE_1V_2V_FUNC(LessOrGreater, __vLessOrGreater, s::cl_short, s::cl_half, - s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_LessOrGreater, __vLessOrGreater, s::cl_int, + s::cl_float, s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_LessOrGreater, __vLessOrGreater, s::cl_long, + s::cl_double, s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_LessOrGreater, __vLessOrGreater, s::cl_short, + s::cl_half, s::cl_half) // (IsFinite) // isfinite -__SYCL_EXPORT s::cl_int IsFinite(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsFinite(s::cl_float x) __NOEXC { return std::isfinite(x); } -__SYCL_EXPORT s::cl_int IsFinite(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsFinite(s::cl_double x) __NOEXC { return std::isfinite(x); } __SYCL_EXPORT s::cl_int __vIsFinite(s::cl_float x) __NOEXC { @@ -307,38 +330,46 @@ __SYCL_EXPORT s::cl_int __vIsFinite(s::cl_float x) __NOEXC { __SYCL_EXPORT s::cl_long __vIsFinite(s::cl_double x) __NOEXC { return -static_cast(std::isfinite(x)); } -__SYCL_EXPORT s::cl_int IsFinite(s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsFinite(s::cl_half x) __NOEXC { return std::isfinite(d::cast_if_host_half(x)); } __SYCL_EXPORT s::cl_short __vIsFinite(s::cl_half x) __NOEXC { return -static_cast(std::isfinite(d::cast_if_host_half(x))); } -MAKE_1V_FUNC(IsFinite, __vIsFinite, s::cl_int, s::cl_float) -MAKE_1V_FUNC(IsFinite, __vIsFinite, s::cl_long, s::cl_double) -MAKE_1V_FUNC(IsFinite, __vIsFinite, s::cl_short, s::cl_half) +MAKE_1V_FUNC(sycl_host_IsFinite, __vIsFinite, s::cl_int, s::cl_float) +MAKE_1V_FUNC(sycl_host_IsFinite, __vIsFinite, s::cl_long, s::cl_double) +MAKE_1V_FUNC(sycl_host_IsFinite, __vIsFinite, s::cl_short, s::cl_half) // (IsInf) // isinf -__SYCL_EXPORT s::cl_int IsInf(s::cl_float x) __NOEXC { return std::isinf(x); } -__SYCL_EXPORT s::cl_int IsInf(s::cl_double x) __NOEXC { return std::isinf(x); } +__SYCL_EXPORT s::cl_int sycl_host_IsInf(s::cl_float x) __NOEXC { + return std::isinf(x); +} +__SYCL_EXPORT s::cl_int sycl_host_IsInf(s::cl_double x) __NOEXC { + return std::isinf(x); +} __SYCL_EXPORT s::cl_int __vIsInf(s::cl_float x) __NOEXC { return -static_cast(std::isinf(x)); } __SYCL_EXPORT s::cl_long __vIsInf(s::cl_double x) __NOEXC { return -static_cast(std::isinf(x)); } -__SYCL_EXPORT s::cl_int IsInf(s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsInf(s::cl_half x) __NOEXC { return std::isinf(d::cast_if_host_half(x)); } __SYCL_EXPORT s::cl_short __vIsInf(s::cl_half x) __NOEXC { return -static_cast(std::isinf(d::cast_if_host_half(x))); } -MAKE_1V_FUNC(IsInf, __vIsInf, s::cl_int, s::cl_float) -MAKE_1V_FUNC(IsInf, __vIsInf, s::cl_long, s::cl_double) -MAKE_1V_FUNC(IsInf, __vIsInf, s::cl_short, s::cl_half) +MAKE_1V_FUNC(sycl_host_IsInf, __vIsInf, s::cl_int, s::cl_float) +MAKE_1V_FUNC(sycl_host_IsInf, __vIsInf, s::cl_long, s::cl_double) +MAKE_1V_FUNC(sycl_host_IsInf, __vIsInf, s::cl_short, s::cl_half) // (IsNan) // isnan -__SYCL_EXPORT s::cl_int IsNan(s::cl_float x) __NOEXC { return std::isnan(x); } -__SYCL_EXPORT s::cl_int IsNan(s::cl_double x) __NOEXC { return std::isnan(x); } +__SYCL_EXPORT s::cl_int sycl_host_IsNan(s::cl_float x) __NOEXC { + return std::isnan(x); +} +__SYCL_EXPORT s::cl_int sycl_host_IsNan(s::cl_double x) __NOEXC { + return std::isnan(x); +} __SYCL_EXPORT s::cl_int __vIsNan(s::cl_float x) __NOEXC { return -static_cast(std::isnan(x)); } @@ -346,21 +377,21 @@ __SYCL_EXPORT s::cl_long __vIsNan(s::cl_double x) __NOEXC { return -static_cast(std::isnan(x)); } -__SYCL_EXPORT s::cl_int IsNan(s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsNan(s::cl_half x) __NOEXC { return std::isnan(d::cast_if_host_half(x)); } __SYCL_EXPORT s::cl_short __vIsNan(s::cl_half x) __NOEXC { return -static_cast(std::isnan(d::cast_if_host_half(x))); } -MAKE_1V_FUNC(IsNan, __vIsNan, s::cl_int, s::cl_float) -MAKE_1V_FUNC(IsNan, __vIsNan, s::cl_long, s::cl_double) -MAKE_1V_FUNC(IsNan, __vIsNan, s::cl_short, s::cl_half) +MAKE_1V_FUNC(sycl_host_IsNan, __vIsNan, s::cl_int, s::cl_float) +MAKE_1V_FUNC(sycl_host_IsNan, __vIsNan, s::cl_long, s::cl_double) +MAKE_1V_FUNC(sycl_host_IsNan, __vIsNan, s::cl_short, s::cl_half) // (IsNormal) // isnormal -__SYCL_EXPORT s::cl_int IsNormal(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsNormal(s::cl_float x) __NOEXC { return std::isnormal(x); } -__SYCL_EXPORT s::cl_int IsNormal(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsNormal(s::cl_double x) __NOEXC { return std::isnormal(x); } __SYCL_EXPORT s::cl_int __vIsNormal(s::cl_float x) __NOEXC { @@ -369,49 +400,60 @@ __SYCL_EXPORT s::cl_int __vIsNormal(s::cl_float x) __NOEXC { __SYCL_EXPORT s::cl_long __vIsNormal(s::cl_double x) __NOEXC { return -static_cast(std::isnormal(x)); } -__SYCL_EXPORT s::cl_int IsNormal(s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_IsNormal(s::cl_half x) __NOEXC { return std::isnormal(d::cast_if_host_half(x)); } __SYCL_EXPORT s::cl_short __vIsNormal(s::cl_half x) __NOEXC { return -static_cast(std::isnormal(d::cast_if_host_half(x))); } -MAKE_1V_FUNC(IsNormal, __vIsNormal, s::cl_int, s::cl_float) -MAKE_1V_FUNC(IsNormal, __vIsNormal, s::cl_long, s::cl_double) -MAKE_1V_FUNC(IsNormal, __vIsNormal, s::cl_short, s::cl_half) +MAKE_1V_FUNC(sycl_host_IsNormal, __vIsNormal, s::cl_int, s::cl_float) +MAKE_1V_FUNC(sycl_host_IsNormal, __vIsNormal, s::cl_long, s::cl_double) +MAKE_1V_FUNC(sycl_host_IsNormal, __vIsNormal, s::cl_short, s::cl_half) // (Ordered) // isordered -__SYCL_EXPORT s::cl_int Ordered(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_Ordered(s::cl_float x, + s::cl_float y) __NOEXC { return __sOrdered(x, y); } -__SYCL_EXPORT s::cl_int Ordered(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_Ordered(s::cl_double x, + s::cl_double y) __NOEXC { return __sOrdered(x, y); } -__SYCL_EXPORT s::cl_int Ordered(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_Ordered(s::cl_half x, s::cl_half y) __NOEXC { return __sOrdered(x, y); } -MAKE_1V_2V_FUNC(Ordered, __vOrdered, s::cl_int, s::cl_float, s::cl_float) -MAKE_1V_2V_FUNC(Ordered, __vOrdered, s::cl_long, s::cl_double, s::cl_double) -MAKE_1V_2V_FUNC(Ordered, __vOrdered, s::cl_short, s::cl_half, s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_Ordered, __vOrdered, s::cl_int, s::cl_float, + s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_Ordered, __vOrdered, s::cl_long, s::cl_double, + s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_Ordered, __vOrdered, s::cl_short, s::cl_half, + s::cl_half) // (Unordered) // isunordered -__SYCL_EXPORT s::cl_int Unordered(s::cl_float x, s::cl_float y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_Unordered(s::cl_float x, + s::cl_float y) __NOEXC { return __sUnordered(x, y); } -__SYCL_EXPORT s::cl_int Unordered(s::cl_double x, s::cl_double y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_Unordered(s::cl_double x, + s::cl_double y) __NOEXC { return __sUnordered(x, y); } -__SYCL_EXPORT s::cl_int Unordered(s::cl_half x, s::cl_half y) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_Unordered(s::cl_half x, + s::cl_half y) __NOEXC { return __sUnordered(x, y); } -MAKE_1V_2V_FUNC(Unordered, __vUnordered, s::cl_int, s::cl_float, s::cl_float) -MAKE_1V_2V_FUNC(Unordered, __vUnordered, s::cl_long, s::cl_double, s::cl_double) -MAKE_1V_2V_FUNC(Unordered, __vUnordered, s::cl_short, s::cl_half, s::cl_half) +MAKE_1V_2V_FUNC(sycl_host_Unordered, __vUnordered, s::cl_int, s::cl_float, + s::cl_float) +MAKE_1V_2V_FUNC(sycl_host_Unordered, __vUnordered, s::cl_long, s::cl_double, + s::cl_double) +MAKE_1V_2V_FUNC(sycl_host_Unordered, __vUnordered, s::cl_short, s::cl_half, + s::cl_half) // (SignBitSet) // signbit -__SYCL_EXPORT s::cl_int SignBitSet(s::cl_float x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_SignBitSet(s::cl_float x) __NOEXC { return std::signbit(x); } -__SYCL_EXPORT s::cl_int SignBitSet(s::cl_double x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_SignBitSet(s::cl_double x) __NOEXC { return std::signbit(x); } __SYCL_EXPORT s::cl_int __vSignBitSet(s::cl_float x) __NOEXC { @@ -420,89 +462,98 @@ __SYCL_EXPORT s::cl_int __vSignBitSet(s::cl_float x) __NOEXC { __SYCL_EXPORT s::cl_long __vSignBitSet(s::cl_double x) __NOEXC { return -static_cast(std::signbit(x)); } -__SYCL_EXPORT s::cl_int SignBitSet(s::cl_half x) __NOEXC { +__SYCL_EXPORT s::cl_int sycl_host_SignBitSet(s::cl_half x) __NOEXC { return std::signbit(d::cast_if_host_half(x)); } __SYCL_EXPORT s::cl_short __vSignBitSet(s::cl_half x) __NOEXC { return -static_cast(std::signbit(d::cast_if_host_half(x))); } -MAKE_1V_FUNC(SignBitSet, __vSignBitSet, s::cl_int, s::cl_float) -MAKE_1V_FUNC(SignBitSet, __vSignBitSet, s::cl_long, s::cl_double) -MAKE_1V_FUNC(SignBitSet, __vSignBitSet, s::cl_short, s::cl_half) +MAKE_1V_FUNC(sycl_host_SignBitSet, __vSignBitSet, s::cl_int, s::cl_float) +MAKE_1V_FUNC(sycl_host_SignBitSet, __vSignBitSet, s::cl_long, s::cl_double) +MAKE_1V_FUNC(sycl_host_SignBitSet, __vSignBitSet, s::cl_short, s::cl_half) // (Any) // any -MAKE_SR_1V_OR(Any, __Any, s::cl_int, s::cl_char) -MAKE_SR_1V_OR(Any, __Any, s::cl_int, s::cl_short) -MAKE_SR_1V_OR(Any, __Any, s::cl_int, s::cl_int) -MAKE_SR_1V_OR(Any, __Any, s::cl_int, s::cl_long) +MAKE_SR_1V_OR(sycl_host_Any, __Any, s::cl_int, s::cl_char) +MAKE_SR_1V_OR(sycl_host_Any, __Any, s::cl_int, s::cl_short) +MAKE_SR_1V_OR(sycl_host_Any, __Any, s::cl_int, s::cl_int) +MAKE_SR_1V_OR(sycl_host_Any, __Any, s::cl_int, s::cl_long) // (All) // all -MAKE_SR_1V_AND(All, __All, s::cl_int, s::cl_char) -MAKE_SR_1V_AND(All, __All, s::cl_int, s::cl_short) -MAKE_SR_1V_AND(All, __All, s::cl_int, s::cl_int) -MAKE_SR_1V_AND(All, __All, s::cl_int, s::cl_long) +MAKE_SR_1V_AND(sycl_host_All, __All, s::cl_int, s::cl_char) +MAKE_SR_1V_AND(sycl_host_All, __All, s::cl_int, s::cl_short) +MAKE_SR_1V_AND(sycl_host_All, __All, s::cl_int, s::cl_int) +MAKE_SR_1V_AND(sycl_host_All, __All, s::cl_int, s::cl_long) // (bitselect) // Instantiate functions for the scalar types and vector types. -MAKE_SC_1V_2V_3V(bitselect, s::cl_float, s::cl_float, s::cl_float, s::cl_float) -MAKE_SC_1V_2V_3V(bitselect, s::cl_double, s::cl_double, s::cl_double, +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_float, s::cl_float, s::cl_float, + s::cl_float) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_double, s::cl_double, s::cl_double, s::cl_double) -MAKE_SC_1V_2V_3V(bitselect, s::cl_char, s::cl_char, s::cl_char, s::cl_char) -MAKE_SC_1V_2V_3V(bitselect, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_SC_1V_2V_3V(bitselect, s::cl_short, s::cl_short, s::cl_short, s::cl_short) -MAKE_SC_1V_2V_3V(bitselect, s::cl_ushort, s::cl_ushort, s::cl_ushort, +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_char, s::cl_char, s::cl_char, + s::cl_char) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_uchar, s::cl_uchar, s::cl_uchar, + s::cl_uchar) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_short, s::cl_short, s::cl_short, + s::cl_short) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_SC_1V_2V_3V(bitselect, s::cl_int, s::cl_int, s::cl_int, s::cl_int) -MAKE_SC_1V_2V_3V(bitselect, s::cl_uint, s::cl_uint, s::cl_uint, s::cl_uint) -MAKE_SC_1V_2V_3V(bitselect, s::cl_long, s::cl_long, s::cl_long, s::cl_long) -MAKE_SC_1V_2V_3V(bitselect, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_ulong) -MAKE_SC_1V_2V_3V(bitselect, s::cl_half, s::cl_half, s::cl_half, s::cl_half) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_int, s::cl_int, s::cl_int, + s::cl_int) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_uint, s::cl_uint, s::cl_uint, + s::cl_uint) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_long, s::cl_long, s::cl_long, + s::cl_long) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_ulong, s::cl_ulong, s::cl_ulong, + s::cl_ulong) +MAKE_SC_1V_2V_3V(sycl_host_bitselect, s::cl_half, s::cl_half, s::cl_half, + s::cl_half) // (Select) // select // for scalar: result = c ? b : a. // for vector: result[i] = (MSB of c[i] is set)? b[i] : a[i] -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_float, s::cl_float, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_float, s::cl_float, s::cl_float, s::cl_int) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_float, s::cl_float, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_float, s::cl_float, s::cl_float, s::cl_uint) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_double, s::cl_double, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_double, s::cl_double, s::cl_double, s::cl_long) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_double, s::cl_double, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_double, s::cl_double, s::cl_double, s::cl_ulong) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_char, s::cl_char, s::cl_char, - s::cl_char) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_char, s::cl_char, s::cl_char, - s::cl_uchar) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_uchar, s::cl_uchar, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_char, s::cl_char, + s::cl_char, s::cl_char) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_char, s::cl_char, + s::cl_char, s::cl_uchar) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_char) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_uchar, s::cl_uchar, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_uchar, s::cl_uchar, s::cl_uchar, s::cl_uchar) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_short, s::cl_short, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_short, s::cl_short, s::cl_short, s::cl_short) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_short, s::cl_short, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_short, s::cl_short, s::cl_short, s::cl_ushort) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_ushort, s::cl_ushort, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_short) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_ushort, s::cl_ushort, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_ushort, s::cl_ushort, s::cl_ushort, s::cl_ushort) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_int, s::cl_int, s::cl_int, - s::cl_int) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_int, s::cl_int, s::cl_int, - s::cl_uint) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_uint, s::cl_uint, s::cl_uint, - s::cl_int) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_uint, s::cl_uint, s::cl_uint, - s::cl_uint) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_long, s::cl_long, s::cl_long, - s::cl_long) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_long, s::cl_long, s::cl_long, - s::cl_ulong) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_ulong, s::cl_ulong, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_int, s::cl_int, + s::cl_int, s::cl_int) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_int, s::cl_int, + s::cl_int, s::cl_uint) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_uint, s::cl_uint, + s::cl_uint, s::cl_int) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_uint, s::cl_uint, + s::cl_uint, s::cl_uint) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_long, s::cl_long, + s::cl_long, s::cl_long) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_long, s::cl_long, + s::cl_long, s::cl_ulong) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_long) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_ulong, s::cl_ulong, +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_ulong, s::cl_ulong, s::cl_ulong, s::cl_ulong) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_half, s::cl_half, s::cl_half, - s::cl_short) -MAKE_SC_FSC_1V_2V_3V_FV(select, __vselect, s::cl_half, s::cl_half, s::cl_half, - s::cl_ushort) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_half, s::cl_half, + s::cl_half, s::cl_short) +MAKE_SC_FSC_1V_2V_3V_FV(sycl_host_select, __vselect, s::cl_half, s::cl_half, + s::cl_half, s::cl_ushort) } // namespace __host_std diff --git a/sycl/test/abi/sycl_symbols_linux.dump b/sycl/test/abi/sycl_symbols_linux.dump index b0d6081a97c2c..19b1874b9effb 100644 --- a/sycl/test/abi/sycl_symbols_linux.dump +++ b/sycl/test/abi/sycl_symbols_linux.dump @@ -11,3606 +11,3606 @@ _Z20__spirv_ocl_prefetchPKcm _Z21__spirv_MemoryBarrierN5__spv5ScopeEj _Z22__spirv_ControlBarrierN5__spv5ScopeES0_j _Z23__spirv_GroupWaitEventsN5__spv5ScopeEjPPv -_ZN10__host_std10SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10SignBitSetEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10SignBitSetEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std10SignBitSetEd -_ZN10__host_std10SignBitSetEf -_ZN10__host_std10half_exp10EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10half_exp10EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10half_exp10EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10half_exp10EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10half_exp10EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10half_exp10EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10half_exp10Ef -_ZN10__host_std10half_log10EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10half_log10EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10half_log10EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10half_log10EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10half_log10EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10half_log10EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10half_log10Ef -_ZN10__host_std10half_recipEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10half_recipEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10half_recipEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10half_recipEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10half_recipEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10half_recipEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10half_recipEf -_ZN10__host_std10half_rsqrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10half_rsqrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10half_rsqrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10half_rsqrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10half_rsqrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10half_rsqrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10half_rsqrtEf -_ZN10__host_std10native_cosEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10native_cosEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10native_cosEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10native_cosEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10native_cosEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10native_cosEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10native_cosEf -_ZN10__host_std10native_expEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10native_expEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10native_expEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10native_expEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10native_expEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10native_expEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10native_expEf -_ZN10__host_std10native_logEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10native_logEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10native_logEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10native_logEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10native_logEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10native_logEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10native_logEf -_ZN10__host_std10native_sinEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10native_sinEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10native_sinEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10native_sinEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10native_sinEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10native_sinEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10native_sinEf -_ZN10__host_std10native_tanEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std10native_tanEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std10native_tanEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std10native_tanEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std10native_tanEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std10native_tanEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std10native_tanEf -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std10s_abs_diffEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std10s_abs_diffEaa -_ZN10__host_std10s_abs_diffEii -_ZN10__host_std10s_abs_diffEll -_ZN10__host_std10s_abs_diffEss -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIaLi16EEENS2_IhLi16EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIaLi1EEENS2_IhLi1EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIaLi2EEENS2_IhLi2EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIaLi3EEENS2_IhLi3EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIaLi4EEENS2_IhLi4EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIaLi8EEENS2_IhLi8EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIiLi16EEENS2_IjLi16EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIiLi1EEENS2_IjLi1EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIiLi2EEENS2_IjLi2EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIiLi3EEENS2_IjLi3EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIiLi4EEENS2_IjLi4EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIiLi8EEENS2_IjLi8EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIsLi16EEENS2_ItLi16EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIsLi1EEENS2_ItLi1EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIsLi2EEENS2_ItLi2EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIsLi3EEENS2_ItLi3EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIsLi4EEENS2_ItLi4EEE -_ZN10__host_std10s_upsampleEN4sycl3_V13vecIsLi8EEENS2_ItLi8EEE -_ZN10__host_std10s_upsampleEah -_ZN10__host_std10s_upsampleEij -_ZN10__host_std10s_upsampleEst -_ZN10__host_std10smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIdLi16EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIdLi1EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIdLi2EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIdLi3EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIdLi4EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIdLi8EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIfLi16EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIfLi1EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIfLi2EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIfLi3EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIfLi4EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V13vecIfLi8EEES3_S3_ -_ZN10__host_std10smoothstepEN4sycl3_V16detail9half_impl4halfES4_S4_ -_ZN10__host_std10smoothstepEddd -_ZN10__host_std10smoothstepEfff -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std10u_abs_diffEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std10u_abs_diffEhh -_ZN10__host_std10u_abs_diffEjj -_ZN10__host_std10u_abs_diffEmm -_ZN10__host_std10u_abs_diffEtt -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std10u_upsampleEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std10u_upsampleEhh -_ZN10__host_std10u_upsampleEjj -_ZN10__host_std10u_upsampleEtt _ZN10__host_std11__vIsFiniteEN4sycl3_V16detail9half_impl4halfE _ZN10__host_std11__vIsFiniteEd _ZN10__host_std11__vIsFiniteEf _ZN10__host_std11__vIsNormalEN4sycl3_V16detail9half_impl4halfE _ZN10__host_std11__vIsNormalEd _ZN10__host_std11__vIsNormalEf -_ZN10__host_std11fast_lengthEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std11fast_lengthEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std11fast_lengthEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std11fast_lengthEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std11fast_lengthEf -_ZN10__host_std11fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std11fmax_commonEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std11fmax_commonEdd -_ZN10__host_std11fmax_commonEff -_ZN10__host_std11fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std11fmin_commonEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std11fmin_commonEdd -_ZN10__host_std11fmin_commonEff -_ZN10__host_std11half_divideEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std11half_divideEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std11half_divideEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std11half_divideEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std11half_divideEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std11half_divideEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std11half_divideEff -_ZN10__host_std11native_exp2EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std11native_exp2EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std11native_exp2EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std11native_exp2EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std11native_exp2EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std11native_exp2EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std11native_exp2Ef -_ZN10__host_std11native_log2EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std11native_log2EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std11native_log2EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std11native_log2EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std11native_log2EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std11native_log2EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std11native_log2Ef -_ZN10__host_std11native_powrEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std11native_powrEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std11native_powrEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std11native_powrEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std11native_powrEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std11native_powrEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std11native_powrEff -_ZN10__host_std11native_sqrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std11native_sqrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std11native_sqrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std11native_sqrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std11native_sqrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std11native_sqrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std11native_sqrtEf -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std12FOrdLessThanEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std12FOrdLessThanEdd -_ZN10__host_std12FOrdLessThanEff -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std12FOrdNotEqualEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std12FOrdNotEqualEdd -_ZN10__host_std12FOrdNotEqualEff -_ZN10__host_std12native_exp10EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std12native_exp10EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std12native_exp10EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std12native_exp10EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std12native_exp10EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std12native_exp10EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std12native_exp10Ef -_ZN10__host_std12native_log10EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std12native_log10EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std12native_log10EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std12native_log10EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std12native_log10EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std12native_log10EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std12native_log10Ef -_ZN10__host_std12native_recipEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std12native_recipEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std12native_recipEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std12native_recipEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std12native_recipEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std12native_recipEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std12native_recipEf -_ZN10__host_std12native_rsqrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std12native_rsqrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std12native_rsqrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std12native_rsqrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std12native_rsqrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std12native_rsqrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std12native_rsqrtEf -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std13LessOrGreaterEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std13LessOrGreaterEdd -_ZN10__host_std13LessOrGreaterEff _ZN10__host_std13__vSignBitSetEN4sycl3_V16detail9half_impl4halfE _ZN10__host_std13__vSignBitSetEd _ZN10__host_std13__vSignBitSetEf -_ZN10__host_std13fast_distanceEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std13fast_distanceEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std13fast_distanceEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std13fast_distanceEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std13fast_distanceEff -_ZN10__host_std13native_divideEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std13native_divideEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std13native_divideEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std13native_divideEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std13native_divideEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std13native_divideEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std13native_divideEff -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std14FUnordNotEqualEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std14FUnordNotEqualEdd -_ZN10__host_std14FUnordNotEqualEff -_ZN10__host_std14fast_normalizeEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std14fast_normalizeEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std14fast_normalizeEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std14fast_normalizeEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std14fast_normalizeEf -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std15FOrdGreaterThanEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std15FOrdGreaterThanEdd -_ZN10__host_std15FOrdGreaterThanEff +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIaLi16EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIaLi1EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIaLi2EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIaLi3EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIaLi4EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIaLi8EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIiLi16EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIiLi1EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIiLi2EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIiLi3EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIiLi4EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIiLi8EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIlLi16EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIlLi1EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIlLi2EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIlLi3EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIlLi4EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIlLi8EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIsLi16EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIsLi1EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIsLi2EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIsLi3EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIsLi4EEE +_ZN10__host_std13sycl_host_AllEN4sycl3_V13vecIsLi8EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIaLi16EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIaLi1EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIaLi2EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIaLi3EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIaLi4EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIaLi8EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIiLi16EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIiLi1EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIiLi2EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIiLi3EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIiLi4EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIiLi8EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIlLi16EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIlLi1EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIlLi2EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIlLi3EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIlLi4EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIlLi8EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIsLi16EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIsLi1EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIsLi2EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIsLi3EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIsLi4EEE +_ZN10__host_std13sycl_host_AnyEN4sycl3_V13vecIsLi8EEE +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std13sycl_host_DotEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIaLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIaLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIaLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIaLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIaLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIaLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIhLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIhLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIhLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIhLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIhLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIhLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIiLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIiLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIiLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIiLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIiLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIiLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIjLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIjLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIjLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIjLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIjLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIjLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIlLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIlLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIlLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIlLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIlLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIlLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecImLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecImLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecImLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecImLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecImLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecImLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIsLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIsLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIsLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIsLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIsLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecIsLi8EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecItLi16EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecItLi1EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecItLi2EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecItLi3EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecItLi4EEE +_ZN10__host_std13sycl_host_clzEN4sycl3_V13vecItLi8EEE +_ZN10__host_std13sycl_host_clzEa +_ZN10__host_std13sycl_host_clzEh +_ZN10__host_std13sycl_host_clzEi +_ZN10__host_std13sycl_host_clzEj +_ZN10__host_std13sycl_host_clzEl +_ZN10__host_std13sycl_host_clzEm +_ZN10__host_std13sycl_host_clzEs +_ZN10__host_std13sycl_host_clzEt +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std13sycl_host_cosEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std13sycl_host_cosEd +_ZN10__host_std13sycl_host_cosEf +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIaLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIaLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIaLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIaLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIaLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIaLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIhLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIhLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIhLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIhLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIhLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIhLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIiLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIiLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIiLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIiLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIiLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIiLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIjLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIjLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIjLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIjLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIjLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIjLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIlLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIlLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIlLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIlLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIlLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIlLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecImLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecImLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecImLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecImLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecImLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecImLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIsLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIsLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIsLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIsLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIsLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecIsLi8EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecItLi16EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecItLi1EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecItLi2EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecItLi3EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecItLi4EEE +_ZN10__host_std13sycl_host_ctzEN4sycl3_V13vecItLi8EEE +_ZN10__host_std13sycl_host_ctzEa +_ZN10__host_std13sycl_host_ctzEh +_ZN10__host_std13sycl_host_ctzEi +_ZN10__host_std13sycl_host_ctzEj +_ZN10__host_std13sycl_host_ctzEl +_ZN10__host_std13sycl_host_ctzEm +_ZN10__host_std13sycl_host_ctzEs +_ZN10__host_std13sycl_host_ctzEt +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std13sycl_host_erfEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std13sycl_host_erfEd +_ZN10__host_std13sycl_host_erfEf +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std13sycl_host_expEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std13sycl_host_expEd +_ZN10__host_std13sycl_host_expEf +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIdLi16EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIdLi1EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIdLi2EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIdLi3EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIdLi4EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIdLi8EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIfLi16EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIfLi1EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIfLi2EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIfLi3EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIfLi4EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V13vecIfLi8EEES3_S3_ +_ZN10__host_std13sycl_host_fmaEN4sycl3_V16detail9half_impl4halfES4_S4_ +_ZN10__host_std13sycl_host_fmaEddd +_ZN10__host_std13sycl_host_fmaEfff +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std13sycl_host_logEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std13sycl_host_logEd +_ZN10__host_std13sycl_host_logEf +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIdLi16EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIdLi1EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIdLi2EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIdLi3EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIdLi4EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIdLi8EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIfLi16EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIfLi1EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIfLi2EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIfLi3EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIfLi4EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V13vecIfLi8EEES3_S3_ +_ZN10__host_std13sycl_host_madEN4sycl3_V16detail9half_impl4halfES4_S4_ +_ZN10__host_std13sycl_host_madEddd +_ZN10__host_std13sycl_host_madEfff +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIdLi16EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIdLi1EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIdLi2EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIdLi3EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIdLi4EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIdLi8EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIfLi16EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIfLi1EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIfLi2EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIfLi3EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIfLi4EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V13vecIfLi8EEES3_S3_ +_ZN10__host_std13sycl_host_mixEN4sycl3_V16detail9half_impl4halfES4_S4_ +_ZN10__host_std13sycl_host_mixEddd +_ZN10__host_std13sycl_host_mixEfff +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecIjLi16EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecIjLi1EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecIjLi2EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecIjLi3EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecIjLi4EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecIjLi8EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecImLi16EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecImLi1EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecImLi2EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecImLi3EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecImLi4EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecImLi8EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecItLi16EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecItLi1EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecItLi2EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecItLi3EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecItLi4EEE +_ZN10__host_std13sycl_host_nanEN4sycl3_V13vecItLi8EEE +_ZN10__host_std13sycl_host_nanEj +_ZN10__host_std13sycl_host_nanEm +_ZN10__host_std13sycl_host_nanEt +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std13sycl_host_powEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std13sycl_host_powEdd +_ZN10__host_std13sycl_host_powEff +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std13sycl_host_sinEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std13sycl_host_sinEd +_ZN10__host_std13sycl_host_sinEf +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std13sycl_host_tanEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std13sycl_host_tanEd +_ZN10__host_std13sycl_host_tanEf +_ZN10__host_std14sycl_host_FMulEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_FMulEdd +_ZN10__host_std14sycl_host_FMulEff +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_acosEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_acosEd +_ZN10__host_std14sycl_host_acosEf +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_asinEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_asinEd +_ZN10__host_std14sycl_host_asinEf +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_atanEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_atanEd +_ZN10__host_std14sycl_host_atanEf +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_cbrtEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_cbrtEd +_ZN10__host_std14sycl_host_cbrtEf +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_ceilEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_ceilEd +_ZN10__host_std14sycl_host_ceilEf +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_coshEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_coshEd +_ZN10__host_std14sycl_host_coshEf +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_erfcEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_erfcEd +_ZN10__host_std14sycl_host_erfcEf +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_exp2EN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_exp2Ed +_ZN10__host_std14sycl_host_exp2Ef +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_fabsEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_fabsEd +_ZN10__host_std14sycl_host_fabsEf +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std14sycl_host_fdimEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_fdimEdd +_ZN10__host_std14sycl_host_fdimEff +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std14sycl_host_fmaxEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_fmaxEdd +_ZN10__host_std14sycl_host_fmaxEff +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std14sycl_host_fminEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_fminEdd +_ZN10__host_std14sycl_host_fminEff +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std14sycl_host_fmodEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_fmodEdd +_ZN10__host_std14sycl_host_fmodEff +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_log2EN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_log2Ed +_ZN10__host_std14sycl_host_log2Ef +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_logbEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_logbEd +_ZN10__host_std14sycl_host_logbEf +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPS6_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPS6_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPS6_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPS6_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPS6_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPS6_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIdLi16EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIdLi1EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIdLi2EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIdLi3EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIdLi4EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIdLi8EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIfLi16EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIfLi1EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIfLi2EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIfLi3EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIfLi4EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V13vecIfLi8EEEPS3_ +_ZN10__host_std14sycl_host_modfEN4sycl3_V16detail9half_impl4halfEPS4_ +_ZN10__host_std14sycl_host_modfEdPd +_ZN10__host_std14sycl_host_modfEfPf +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEENS2_IiLi16EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEENS2_IiLi1EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEENS2_IiLi2EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEENS2_IiLi3EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEENS2_IiLi4EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEENS2_IiLi8EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIdLi16EEENS2_IiLi16EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIdLi1EEENS2_IiLi1EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIdLi2EEENS2_IiLi2EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIdLi3EEENS2_IiLi3EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIdLi4EEENS2_IiLi4EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIdLi8EEENS2_IiLi8EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIfLi16EEENS2_IiLi16EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIfLi1EEENS2_IiLi1EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIfLi2EEENS2_IiLi2EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIfLi3EEENS2_IiLi3EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIfLi4EEENS2_IiLi4EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V13vecIfLi8EEENS2_IiLi8EEE +_ZN10__host_std14sycl_host_pownEN4sycl3_V16detail9half_impl4halfEi +_ZN10__host_std14sycl_host_pownEdi +_ZN10__host_std14sycl_host_pownEfi +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std14sycl_host_powrEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_powrEdd +_ZN10__host_std14sycl_host_powrEff +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_rintEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_rintEd +_ZN10__host_std14sycl_host_rintEf +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_signEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_signEd +_ZN10__host_std14sycl_host_signEf +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_sinhEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_sinhEd +_ZN10__host_std14sycl_host_sinhEf +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_sqrtEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_sqrtEd +_ZN10__host_std14sycl_host_sqrtEf +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std14sycl_host_stepEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std14sycl_host_stepEdd +_ZN10__host_std14sycl_host_stepEff +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std14sycl_host_tanhEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std14sycl_host_tanhEd +_ZN10__host_std14sycl_host_tanhEf _ZN10__host_std15__vFOrdLessThanEN4sycl3_V16detail9half_impl4halfES4_ _ZN10__host_std15__vFOrdLessThanEdd _ZN10__host_std15__vFOrdLessThanEff -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std17FOrdLessThanEqualEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std17FOrdLessThanEqualEdd -_ZN10__host_std17FOrdLessThanEqualEff -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std20FOrdGreaterThanEqualEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std20FOrdGreaterThanEqualEdd -_ZN10__host_std20FOrdGreaterThanEqualEff -_ZN10__host_std3AllEN4sycl3_V13vecIaLi16EEE -_ZN10__host_std3AllEN4sycl3_V13vecIaLi1EEE -_ZN10__host_std3AllEN4sycl3_V13vecIaLi2EEE -_ZN10__host_std3AllEN4sycl3_V13vecIaLi3EEE -_ZN10__host_std3AllEN4sycl3_V13vecIaLi4EEE -_ZN10__host_std3AllEN4sycl3_V13vecIaLi8EEE -_ZN10__host_std3AllEN4sycl3_V13vecIiLi16EEE -_ZN10__host_std3AllEN4sycl3_V13vecIiLi1EEE -_ZN10__host_std3AllEN4sycl3_V13vecIiLi2EEE -_ZN10__host_std3AllEN4sycl3_V13vecIiLi3EEE -_ZN10__host_std3AllEN4sycl3_V13vecIiLi4EEE -_ZN10__host_std3AllEN4sycl3_V13vecIiLi8EEE -_ZN10__host_std3AllEN4sycl3_V13vecIlLi16EEE -_ZN10__host_std3AllEN4sycl3_V13vecIlLi1EEE -_ZN10__host_std3AllEN4sycl3_V13vecIlLi2EEE -_ZN10__host_std3AllEN4sycl3_V13vecIlLi3EEE -_ZN10__host_std3AllEN4sycl3_V13vecIlLi4EEE -_ZN10__host_std3AllEN4sycl3_V13vecIlLi8EEE -_ZN10__host_std3AllEN4sycl3_V13vecIsLi16EEE -_ZN10__host_std3AllEN4sycl3_V13vecIsLi1EEE -_ZN10__host_std3AllEN4sycl3_V13vecIsLi2EEE -_ZN10__host_std3AllEN4sycl3_V13vecIsLi3EEE -_ZN10__host_std3AllEN4sycl3_V13vecIsLi4EEE -_ZN10__host_std3AllEN4sycl3_V13vecIsLi8EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIaLi16EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIaLi1EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIaLi2EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIaLi3EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIaLi4EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIaLi8EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIiLi16EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIiLi1EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIiLi2EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIiLi3EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIiLi4EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIiLi8EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIlLi16EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIlLi1EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIlLi2EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIlLi3EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIlLi4EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIlLi8EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIsLi16EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIsLi1EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIsLi2EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIsLi3EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIsLi4EEE -_ZN10__host_std3AnyEN4sycl3_V13vecIsLi8EEE -_ZN10__host_std3DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std3DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std3DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std3DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std3DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std3DotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std3DotEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std3DotEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std3clzEN4sycl3_V13vecIaLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecIaLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecIaLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecIaLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecIaLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecIaLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecIhLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecIhLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecIhLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecIhLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecIhLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecIhLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecIiLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecIiLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecIiLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecIiLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecIiLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecIiLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecIjLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecIjLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecIjLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecIjLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecIjLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecIjLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecIlLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecIlLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecIlLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecIlLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecIlLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecIlLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecImLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecImLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecImLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecImLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecImLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecImLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecIsLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecIsLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecIsLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecIsLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecIsLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecIsLi8EEE -_ZN10__host_std3clzEN4sycl3_V13vecItLi16EEE -_ZN10__host_std3clzEN4sycl3_V13vecItLi1EEE -_ZN10__host_std3clzEN4sycl3_V13vecItLi2EEE -_ZN10__host_std3clzEN4sycl3_V13vecItLi3EEE -_ZN10__host_std3clzEN4sycl3_V13vecItLi4EEE -_ZN10__host_std3clzEN4sycl3_V13vecItLi8EEE -_ZN10__host_std3clzEa -_ZN10__host_std3clzEh -_ZN10__host_std3clzEi -_ZN10__host_std3clzEj -_ZN10__host_std3clzEl -_ZN10__host_std3clzEm -_ZN10__host_std3clzEs -_ZN10__host_std3clzEt -_ZN10__host_std3cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std3cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std3cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std3cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std3cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std3cosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std3cosEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std3cosEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std3cosEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std3cosEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std3cosEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std3cosEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std3cosEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std3cosEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std3cosEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std3cosEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std3cosEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std3cosEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std3cosEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std3cosEd -_ZN10__host_std3cosEf -_ZN10__host_std3ctzEN4sycl3_V13vecIaLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIaLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIaLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIaLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIaLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIaLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIhLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIhLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIhLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIhLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIhLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIhLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIiLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIiLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIiLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIiLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIiLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIiLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIjLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIjLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIjLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIjLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIjLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIjLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIlLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIlLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIlLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIlLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIlLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIlLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecImLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecImLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecImLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecImLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecImLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecImLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIsLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIsLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIsLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIsLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIsLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecIsLi8EEE -_ZN10__host_std3ctzEN4sycl3_V13vecItLi16EEE -_ZN10__host_std3ctzEN4sycl3_V13vecItLi1EEE -_ZN10__host_std3ctzEN4sycl3_V13vecItLi2EEE -_ZN10__host_std3ctzEN4sycl3_V13vecItLi3EEE -_ZN10__host_std3ctzEN4sycl3_V13vecItLi4EEE -_ZN10__host_std3ctzEN4sycl3_V13vecItLi8EEE -_ZN10__host_std3ctzEa -_ZN10__host_std3ctzEh -_ZN10__host_std3ctzEi -_ZN10__host_std3ctzEj -_ZN10__host_std3ctzEl -_ZN10__host_std3ctzEm -_ZN10__host_std3ctzEs -_ZN10__host_std3ctzEt -_ZN10__host_std3erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std3erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std3erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std3erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std3erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std3erfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std3erfEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std3erfEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std3erfEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std3erfEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std3erfEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std3erfEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std3erfEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std3erfEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std3erfEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std3erfEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std3erfEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std3erfEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std3erfEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std3erfEd -_ZN10__host_std3erfEf -_ZN10__host_std3expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std3expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std3expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std3expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std3expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std3expEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std3expEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std3expEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std3expEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std3expEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std3expEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std3expEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std3expEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std3expEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std3expEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std3expEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std3expEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std3expEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std3expEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std3expEd -_ZN10__host_std3expEf -_ZN10__host_std3fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ -_ZN10__host_std3fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ -_ZN10__host_std3fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ -_ZN10__host_std3fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ -_ZN10__host_std3fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ -_ZN10__host_std3fmaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ -_ZN10__host_std3fmaEN4sycl3_V13vecIdLi16EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIdLi1EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIdLi2EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIdLi3EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIdLi4EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIdLi8EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIfLi16EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIfLi1EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIfLi2EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIfLi3EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIfLi4EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V13vecIfLi8EEES3_S3_ -_ZN10__host_std3fmaEN4sycl3_V16detail9half_impl4halfES4_S4_ -_ZN10__host_std3fmaEddd -_ZN10__host_std3fmaEfff -_ZN10__host_std3logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std3logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std3logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std3logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std3logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std3logEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std3logEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std3logEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std3logEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std3logEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std3logEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std3logEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std3logEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std3logEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std3logEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std3logEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std3logEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std3logEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std3logEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std3logEd -_ZN10__host_std3logEf -_ZN10__host_std3madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ -_ZN10__host_std3madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ -_ZN10__host_std3madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ -_ZN10__host_std3madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ -_ZN10__host_std3madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ -_ZN10__host_std3madEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ -_ZN10__host_std3madEN4sycl3_V13vecIdLi16EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIdLi1EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIdLi2EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIdLi3EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIdLi4EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIdLi8EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIfLi16EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIfLi1EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIfLi2EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIfLi3EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIfLi4EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V13vecIfLi8EEES3_S3_ -_ZN10__host_std3madEN4sycl3_V16detail9half_impl4halfES4_S4_ -_ZN10__host_std3madEddd -_ZN10__host_std3madEfff -_ZN10__host_std3mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ -_ZN10__host_std3mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ -_ZN10__host_std3mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ -_ZN10__host_std3mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ -_ZN10__host_std3mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ -_ZN10__host_std3mixEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ -_ZN10__host_std3mixEN4sycl3_V13vecIdLi16EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIdLi1EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIdLi2EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIdLi3EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIdLi4EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIdLi8EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIfLi16EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIfLi1EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIfLi2EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIfLi3EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIfLi4EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V13vecIfLi8EEES3_S3_ -_ZN10__host_std3mixEN4sycl3_V16detail9half_impl4halfES4_S4_ -_ZN10__host_std3mixEddd -_ZN10__host_std3mixEfff -_ZN10__host_std3nanEN4sycl3_V13vecIjLi16EEE -_ZN10__host_std3nanEN4sycl3_V13vecIjLi1EEE -_ZN10__host_std3nanEN4sycl3_V13vecIjLi2EEE -_ZN10__host_std3nanEN4sycl3_V13vecIjLi3EEE -_ZN10__host_std3nanEN4sycl3_V13vecIjLi4EEE -_ZN10__host_std3nanEN4sycl3_V13vecIjLi8EEE -_ZN10__host_std3nanEN4sycl3_V13vecImLi16EEE -_ZN10__host_std3nanEN4sycl3_V13vecImLi1EEE -_ZN10__host_std3nanEN4sycl3_V13vecImLi2EEE -_ZN10__host_std3nanEN4sycl3_V13vecImLi3EEE -_ZN10__host_std3nanEN4sycl3_V13vecImLi4EEE -_ZN10__host_std3nanEN4sycl3_V13vecImLi8EEE -_ZN10__host_std3nanEN4sycl3_V13vecItLi16EEE -_ZN10__host_std3nanEN4sycl3_V13vecItLi1EEE -_ZN10__host_std3nanEN4sycl3_V13vecItLi2EEE -_ZN10__host_std3nanEN4sycl3_V13vecItLi3EEE -_ZN10__host_std3nanEN4sycl3_V13vecItLi4EEE -_ZN10__host_std3nanEN4sycl3_V13vecItLi8EEE -_ZN10__host_std3nanEj -_ZN10__host_std3nanEm -_ZN10__host_std3nanEt -_ZN10__host_std3powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std3powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std3powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std3powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std3powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std3powEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std3powEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std3powEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std3powEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std3powEdd -_ZN10__host_std3powEff -_ZN10__host_std3sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std3sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std3sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std3sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std3sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std3sinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std3sinEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std3sinEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std3sinEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std3sinEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std3sinEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std3sinEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std3sinEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std3sinEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std3sinEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std3sinEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std3sinEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std3sinEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std3sinEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std3sinEd -_ZN10__host_std3sinEf -_ZN10__host_std3tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std3tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std3tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std3tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std3tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std3tanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std3tanEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std3tanEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std3tanEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std3tanEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std3tanEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std3tanEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std3tanEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std3tanEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std3tanEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std3tanEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std3tanEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std3tanEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std3tanEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std3tanEd -_ZN10__host_std3tanEf -_ZN10__host_std4FMulEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4FMulEdd -_ZN10__host_std4FMulEff -_ZN10__host_std4acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4acosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4acosEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4acosEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4acosEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4acosEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4acosEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4acosEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4acosEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4acosEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4acosEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4acosEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4acosEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4acosEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4acosEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4acosEd -_ZN10__host_std4acosEf -_ZN10__host_std4asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4asinEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4asinEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4asinEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4asinEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4asinEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4asinEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4asinEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4asinEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4asinEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4asinEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4asinEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4asinEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4asinEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4asinEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4asinEd -_ZN10__host_std4asinEf -_ZN10__host_std4atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4atanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4atanEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4atanEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4atanEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4atanEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4atanEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4atanEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4atanEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4atanEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4atanEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4atanEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4atanEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4atanEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4atanEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4atanEd -_ZN10__host_std4atanEf -_ZN10__host_std4cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4cbrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4cbrtEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4cbrtEd -_ZN10__host_std4cbrtEf -_ZN10__host_std4ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4ceilEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4ceilEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4ceilEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4ceilEd -_ZN10__host_std4ceilEf -_ZN10__host_std4coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4coshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4coshEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4coshEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4coshEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4coshEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4coshEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4coshEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4coshEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4coshEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4coshEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4coshEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4coshEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4coshEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4coshEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4coshEd -_ZN10__host_std4coshEf -_ZN10__host_std4erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4erfcEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4erfcEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4erfcEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4erfcEd -_ZN10__host_std4erfcEf -_ZN10__host_std4exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4exp2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4exp2EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4exp2EN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4exp2Ed -_ZN10__host_std4exp2Ef -_ZN10__host_std4fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4fabsEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4fabsEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4fabsEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4fabsEd -_ZN10__host_std4fabsEf -_ZN10__host_std4fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std4fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std4fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std4fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std4fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std4fdimEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std4fdimEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std4fdimEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std4fdimEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4fdimEdd -_ZN10__host_std4fdimEff -_ZN10__host_std4fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std4fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std4fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std4fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std4fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std4fmaxEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std4fmaxEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4fmaxEdd -_ZN10__host_std4fmaxEff -_ZN10__host_std4fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std4fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std4fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std4fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std4fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std4fminEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std4fminEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std4fminEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std4fminEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4fminEdd -_ZN10__host_std4fminEff -_ZN10__host_std4fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std4fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std4fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std4fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std4fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std4fmodEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std4fmodEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std4fmodEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std4fmodEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4fmodEdd -_ZN10__host_std4fmodEff -_ZN10__host_std4log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4log2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4log2EN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4log2EN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4log2EN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4log2EN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4log2EN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4log2EN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4log2EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4log2EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4log2EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4log2EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4log2EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4log2EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4log2EN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4log2Ed -_ZN10__host_std4log2Ef -_ZN10__host_std4logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4logbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4logbEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4logbEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4logbEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4logbEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4logbEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4logbEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4logbEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4logbEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4logbEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4logbEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4logbEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4logbEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4logbEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4logbEd -_ZN10__host_std4logbEf -_ZN10__host_std4modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPS6_ -_ZN10__host_std4modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPS6_ -_ZN10__host_std4modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPS6_ -_ZN10__host_std4modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPS6_ -_ZN10__host_std4modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPS6_ -_ZN10__host_std4modfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPS6_ -_ZN10__host_std4modfEN4sycl3_V13vecIdLi16EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIdLi1EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIdLi2EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIdLi3EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIdLi4EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIdLi8EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIfLi16EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIfLi1EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIfLi2EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIfLi3EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIfLi4EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V13vecIfLi8EEEPS3_ -_ZN10__host_std4modfEN4sycl3_V16detail9half_impl4halfEPS4_ -_ZN10__host_std4modfEdPd -_ZN10__host_std4modfEfPf -_ZN10__host_std4pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEENS2_IiLi16EEE -_ZN10__host_std4pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEENS2_IiLi1EEE -_ZN10__host_std4pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEENS2_IiLi2EEE -_ZN10__host_std4pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEENS2_IiLi3EEE -_ZN10__host_std4pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEENS2_IiLi4EEE -_ZN10__host_std4pownEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEENS2_IiLi8EEE -_ZN10__host_std4pownEN4sycl3_V13vecIdLi16EEENS2_IiLi16EEE -_ZN10__host_std4pownEN4sycl3_V13vecIdLi1EEENS2_IiLi1EEE -_ZN10__host_std4pownEN4sycl3_V13vecIdLi2EEENS2_IiLi2EEE -_ZN10__host_std4pownEN4sycl3_V13vecIdLi3EEENS2_IiLi3EEE -_ZN10__host_std4pownEN4sycl3_V13vecIdLi4EEENS2_IiLi4EEE -_ZN10__host_std4pownEN4sycl3_V13vecIdLi8EEENS2_IiLi8EEE -_ZN10__host_std4pownEN4sycl3_V13vecIfLi16EEENS2_IiLi16EEE -_ZN10__host_std4pownEN4sycl3_V13vecIfLi1EEENS2_IiLi1EEE -_ZN10__host_std4pownEN4sycl3_V13vecIfLi2EEENS2_IiLi2EEE -_ZN10__host_std4pownEN4sycl3_V13vecIfLi3EEENS2_IiLi3EEE -_ZN10__host_std4pownEN4sycl3_V13vecIfLi4EEENS2_IiLi4EEE -_ZN10__host_std4pownEN4sycl3_V13vecIfLi8EEENS2_IiLi8EEE -_ZN10__host_std4pownEN4sycl3_V16detail9half_impl4halfEi -_ZN10__host_std4pownEdi -_ZN10__host_std4pownEfi -_ZN10__host_std4powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std4powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std4powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std4powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std4powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std4powrEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std4powrEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std4powrEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std4powrEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4powrEdd -_ZN10__host_std4powrEff -_ZN10__host_std4rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4rintEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4rintEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4rintEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4rintEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4rintEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4rintEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4rintEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4rintEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4rintEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4rintEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4rintEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4rintEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4rintEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4rintEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4rintEd -_ZN10__host_std4rintEf -_ZN10__host_std4signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4signEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4signEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4signEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4signEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4signEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4signEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4signEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4signEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4signEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4signEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4signEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4signEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4signEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4signEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4signEd -_ZN10__host_std4signEf -_ZN10__host_std4sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4sinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4sinhEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4sinhEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4sinhEd -_ZN10__host_std4sinhEf -_ZN10__host_std4sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4sqrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4sqrtEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4sqrtEd -_ZN10__host_std4sqrtEf -_ZN10__host_std4stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std4stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std4stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std4stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std4stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std4stepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std4stepEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std4stepEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std4stepEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std4stepEdd -_ZN10__host_std4stepEff -_ZN10__host_std4tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std4tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std4tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std4tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std4tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std4tanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std4tanhEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std4tanhEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std4tanhEd -_ZN10__host_std4tanhEf -_ZN10__host_std5IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5IsInfEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5IsInfEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5IsInfEd -_ZN10__host_std5IsInfEf -_ZN10__host_std5IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5IsNanEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5IsNanEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5IsNanEd -_ZN10__host_std5IsNanEf -_ZN10__host_std5acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5acoshEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5acoshEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5acoshEd -_ZN10__host_std5acoshEf -_ZN10__host_std5asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5asinhEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5asinhEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5asinhEd -_ZN10__host_std5asinhEf -_ZN10__host_std5atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std5atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std5atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std5atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std5atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std5atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std5atan2EN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std5atan2EN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std5atan2EN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std5atan2Edd -_ZN10__host_std5atan2Eff -_ZN10__host_std5atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5atanhEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5atanhEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5atanhEd -_ZN10__host_std5atanhEf -_ZN10__host_std5cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5cospiEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5cospiEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5cospiEd -_ZN10__host_std5cospiEf -_ZN10__host_std5crossEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std5crossEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std5crossEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std5crossEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std5crossEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std5crossEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std5exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5exp10EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5exp10EN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5exp10Ed -_ZN10__host_std5exp10Ef -_ZN10__host_std5expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5expm1EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5expm1EN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5expm1Ed -_ZN10__host_std5expm1Ef -_ZN10__host_std5floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5floorEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5floorEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5floorEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5floorEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5floorEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5floorEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5floorEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5floorEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5floorEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5floorEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5floorEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5floorEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5floorEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5floorEd -_ZN10__host_std5floorEf -_ZN10__host_std5fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPS6_ -_ZN10__host_std5fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPS6_ -_ZN10__host_std5fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPS6_ -_ZN10__host_std5fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPS6_ -_ZN10__host_std5fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPS6_ -_ZN10__host_std5fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPS6_ -_ZN10__host_std5fractEN4sycl3_V13vecIdLi16EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIdLi1EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIdLi2EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIdLi3EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIdLi4EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIdLi8EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIfLi16EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIfLi1EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIfLi2EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIfLi3EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIfLi4EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V13vecIfLi8EEEPS3_ -_ZN10__host_std5fractEN4sycl3_V16detail9half_impl4halfEPS4_ -_ZN10__host_std5fractEdPd -_ZN10__host_std5fractEfPf -_ZN10__host_std5frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPNS2_IiLi16EEE -_ZN10__host_std5frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPNS2_IiLi1EEE -_ZN10__host_std5frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPNS2_IiLi2EEE -_ZN10__host_std5frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPNS2_IiLi3EEE -_ZN10__host_std5frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPNS2_IiLi4EEE -_ZN10__host_std5frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPNS2_IiLi8EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIdLi16EEEPNS2_IiLi16EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIdLi1EEEPNS2_IiLi1EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIdLi2EEEPNS2_IiLi2EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIdLi3EEEPNS2_IiLi3EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIdLi4EEEPNS2_IiLi4EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIdLi8EEEPNS2_IiLi8EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIfLi16EEEPNS2_IiLi16EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIfLi1EEEPNS2_IiLi1EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIfLi2EEEPNS2_IiLi2EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIfLi3EEEPNS2_IiLi3EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIfLi4EEEPNS2_IiLi4EEE -_ZN10__host_std5frexpEN4sycl3_V13vecIfLi8EEEPNS2_IiLi8EEE -_ZN10__host_std5frexpEN4sycl3_V16detail9half_impl4halfEPi -_ZN10__host_std5frexpEdPi -_ZN10__host_std5frexpEfPi -_ZN10__host_std5hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std5hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std5hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std5hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std5hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std5hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std5hypotEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std5hypotEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std5hypotEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std5hypotEdd -_ZN10__host_std5hypotEff -_ZN10__host_std5ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5ilogbEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5ilogbEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5ilogbEd -_ZN10__host_std5ilogbEf -_ZN10__host_std5ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEENS2_IiLi16EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEENS2_IiLi1EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEENS2_IiLi2EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEENS2_IiLi3EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEENS2_IiLi4EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEENS2_IiLi8EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIdLi16EEENS2_IiLi16EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIdLi1EEENS2_IiLi1EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIdLi2EEENS2_IiLi2EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIdLi3EEENS2_IiLi3EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIdLi4EEENS2_IiLi4EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIdLi8EEENS2_IiLi8EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIfLi16EEENS2_IiLi16EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIfLi1EEENS2_IiLi1EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIfLi2EEENS2_IiLi2EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIfLi3EEENS2_IiLi3EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIfLi4EEENS2_IiLi4EEE -_ZN10__host_std5ldexpEN4sycl3_V13vecIfLi8EEENS2_IiLi8EEE -_ZN10__host_std5ldexpEN4sycl3_V16detail9half_impl4halfEi -_ZN10__host_std5ldexpEdi -_ZN10__host_std5ldexpEfi -_ZN10__host_std5log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5log10EN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5log10EN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5log10EN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5log10EN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5log10EN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5log10EN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5log10EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5log10EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5log10EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5log10EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5log10EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5log10EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5log10EN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5log10Ed -_ZN10__host_std5log10Ef -_ZN10__host_std5log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5log1pEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5log1pEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5log1pEd -_ZN10__host_std5log1pEf -_ZN10__host_std5rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEENS2_IiLi16EEE -_ZN10__host_std5rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEENS2_IiLi1EEE -_ZN10__host_std5rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEENS2_IiLi2EEE -_ZN10__host_std5rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEENS2_IiLi3EEE -_ZN10__host_std5rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEENS2_IiLi4EEE -_ZN10__host_std5rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEENS2_IiLi8EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIdLi16EEENS2_IiLi16EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIdLi1EEENS2_IiLi1EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIdLi2EEENS2_IiLi2EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIdLi3EEENS2_IiLi3EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIdLi4EEENS2_IiLi4EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIdLi8EEENS2_IiLi8EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIfLi16EEENS2_IiLi16EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIfLi1EEENS2_IiLi1EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIfLi2EEENS2_IiLi2EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIfLi3EEENS2_IiLi3EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIfLi4EEENS2_IiLi4EEE -_ZN10__host_std5rootnEN4sycl3_V13vecIfLi8EEENS2_IiLi8EEE -_ZN10__host_std5rootnEN4sycl3_V16detail9half_impl4halfEi -_ZN10__host_std5rootnEdi -_ZN10__host_std5rootnEfi -_ZN10__host_std5roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5roundEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5roundEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5roundEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5roundEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5roundEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5roundEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5roundEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5roundEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5roundEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5roundEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5roundEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5roundEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5roundEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5roundEd -_ZN10__host_std5roundEf -_ZN10__host_std5rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5rsqrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5rsqrtEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5rsqrtEd -_ZN10__host_std5rsqrtEf -_ZN10__host_std5s_absEN4sycl3_V13vecIaLi16EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIaLi1EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIaLi2EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIaLi3EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIaLi4EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIaLi8EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIiLi16EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIiLi1EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIiLi2EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIiLi3EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIiLi4EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIiLi8EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIlLi16EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIlLi1EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIlLi2EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIlLi3EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIlLi4EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIlLi8EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIsLi16EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIsLi1EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIsLi2EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIsLi3EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIsLi4EEE -_ZN10__host_std5s_absEN4sycl3_V13vecIsLi8EEE -_ZN10__host_std5s_absEa -_ZN10__host_std5s_absEi -_ZN10__host_std5s_absEl -_ZN10__host_std5s_absEs -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi16EEEa -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi1EEEa -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi2EEEa -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi3EEEa -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi4EEEa -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIaLi8EEEa -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi16EEEi -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi1EEEi -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi2EEEi -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi3EEEi -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi4EEEi -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIiLi8EEEi -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi16EEEl -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi1EEEl -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi2EEEl -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi3EEEl -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi4EEEl -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIlLi8EEEl -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi16EEEs -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi1EEEs -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi2EEEs -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi3EEEs -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi4EEEs -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std5s_maxEN4sycl3_V13vecIsLi8EEEs -_ZN10__host_std5s_maxEaa -_ZN10__host_std5s_maxEii -_ZN10__host_std5s_maxEll -_ZN10__host_std5s_maxEss -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi16EEEa -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi1EEEa -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi2EEEa -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi3EEEa -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi4EEEa -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIaLi8EEEa -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi16EEEi -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi1EEEi -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi2EEEi -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi3EEEi -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi4EEEi -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIiLi8EEEi -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi16EEEl -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi1EEEl -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi2EEEl -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi3EEEl -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi4EEEl -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIlLi8EEEl -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi16EEEs -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi1EEEs -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi2EEEs -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi3EEEs -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi4EEEs -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std5s_minEN4sycl3_V13vecIsLi8EEEs -_ZN10__host_std5s_minEaa -_ZN10__host_std5s_minEii -_ZN10__host_std5s_minEll -_ZN10__host_std5s_minEss -_ZN10__host_std5sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5sinpiEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5sinpiEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5sinpiEd -_ZN10__host_std5sinpiEf -_ZN10__host_std5tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5tanpiEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5tanpiEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5tanpiEd -_ZN10__host_std5tanpiEf -_ZN10__host_std5truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std5truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std5truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std5truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std5truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std5truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std5truncEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std5truncEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std5truncEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std5truncEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std5truncEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std5truncEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std5truncEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std5truncEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std5truncEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std5truncEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std5truncEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std5truncEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std5truncEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std5truncEd -_ZN10__host_std5truncEf -_ZN10__host_std5u_absEN4sycl3_V13vecIhLi16EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIhLi1EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIhLi2EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIhLi3EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIhLi4EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIhLi8EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIjLi16EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIjLi1EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIjLi2EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIjLi3EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIjLi4EEE -_ZN10__host_std5u_absEN4sycl3_V13vecIjLi8EEE -_ZN10__host_std5u_absEN4sycl3_V13vecImLi16EEE -_ZN10__host_std5u_absEN4sycl3_V13vecImLi1EEE -_ZN10__host_std5u_absEN4sycl3_V13vecImLi2EEE -_ZN10__host_std5u_absEN4sycl3_V13vecImLi3EEE -_ZN10__host_std5u_absEN4sycl3_V13vecImLi4EEE -_ZN10__host_std5u_absEN4sycl3_V13vecImLi8EEE -_ZN10__host_std5u_absEN4sycl3_V13vecItLi16EEE -_ZN10__host_std5u_absEN4sycl3_V13vecItLi1EEE -_ZN10__host_std5u_absEN4sycl3_V13vecItLi2EEE -_ZN10__host_std5u_absEN4sycl3_V13vecItLi3EEE -_ZN10__host_std5u_absEN4sycl3_V13vecItLi4EEE -_ZN10__host_std5u_absEN4sycl3_V13vecItLi8EEE -_ZN10__host_std5u_absEh -_ZN10__host_std5u_absEj -_ZN10__host_std5u_absEm -_ZN10__host_std5u_absEt -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi16EEEh -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi1EEEh -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi2EEEh -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi3EEEh -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi4EEEh -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIhLi8EEEh -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi16EEEj -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi1EEEj -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi2EEEj -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi3EEEj -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi4EEEj -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecIjLi8EEEj -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi16EEEm -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi1EEEm -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi2EEEm -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi3EEEm -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi4EEEm -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecImLi8EEEm -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi16EEEt -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi1EEEt -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi2EEEt -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi3EEEt -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi4EEEt -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std5u_maxEN4sycl3_V13vecItLi8EEEt -_ZN10__host_std5u_maxEhh -_ZN10__host_std5u_maxEjj -_ZN10__host_std5u_maxEmm -_ZN10__host_std5u_maxEtt -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi16EEEh -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi1EEEh -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi2EEEh -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi3EEEh -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi4EEEh -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIhLi8EEEh -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi16EEEj -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi1EEEj -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi2EEEj -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi3EEEj -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi4EEEj -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecIjLi8EEEj -_ZN10__host_std5u_minEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecImLi16EEEm -_ZN10__host_std5u_minEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecImLi1EEEm -_ZN10__host_std5u_minEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecImLi2EEEm -_ZN10__host_std5u_minEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecImLi3EEEm -_ZN10__host_std5u_minEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecImLi4EEEm -_ZN10__host_std5u_minEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecImLi8EEEm -_ZN10__host_std5u_minEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecItLi16EEEt -_ZN10__host_std5u_minEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecItLi1EEEt -_ZN10__host_std5u_minEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecItLi2EEEt -_ZN10__host_std5u_minEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecItLi3EEEt -_ZN10__host_std5u_minEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecItLi4EEEt -_ZN10__host_std5u_minEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std5u_minEN4sycl3_V13vecItLi8EEEt -_ZN10__host_std5u_minEhh -_ZN10__host_std5u_minEjj -_ZN10__host_std5u_minEmm -_ZN10__host_std5u_minEtt -_ZN10__host_std6acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std6acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std6acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std6acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std6acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std6acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std6acospiEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std6acospiEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std6acospiEd -_ZN10__host_std6acospiEf -_ZN10__host_std6asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std6asinpiEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std6asinpiEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std6asinpiEd -_ZN10__host_std6asinpiEf -_ZN10__host_std6atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std6atanpiEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std6atanpiEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std6atanpiEd -_ZN10__host_std6atanpiEf -_ZN10__host_std6fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ -_ZN10__host_std6fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ -_ZN10__host_std6fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ -_ZN10__host_std6fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ -_ZN10__host_std6fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ -_ZN10__host_std6fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ -_ZN10__host_std6fclampEN4sycl3_V13vecIdLi16EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIdLi1EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIdLi2EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIdLi3EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIdLi4EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIdLi8EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIfLi16EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIfLi1EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIfLi2EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIfLi3EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIfLi4EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V13vecIfLi8EEES3_S3_ -_ZN10__host_std6fclampEN4sycl3_V16detail9half_impl4halfES4_S4_ -_ZN10__host_std6fclampEddd -_ZN10__host_std6fclampEfff -_ZN10__host_std6lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std6lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std6lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std6lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std6lengthEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std6lengthEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std6lengthEd -_ZN10__host_std6lengthEf -_ZN10__host_std6lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std6lgammaEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std6lgammaEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std6lgammaEd -_ZN10__host_std6lgammaEf -_ZN10__host_std6maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std6maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std6maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std6maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std6maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std6maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std6maxmagEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std6maxmagEdd -_ZN10__host_std6maxmagEff -_ZN10__host_std6minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std6minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std6minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std6minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std6minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std6minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std6minmagEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std6minmagEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std6minmagEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std6minmagEdd -_ZN10__host_std6minmagEff -_ZN10__host_std6remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_PNS2_IiLi16EEE -_ZN10__host_std6remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_PNS2_IiLi1EEE -_ZN10__host_std6remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_PNS2_IiLi2EEE -_ZN10__host_std6remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_PNS2_IiLi3EEE -_ZN10__host_std6remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_PNS2_IiLi4EEE -_ZN10__host_std6remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_PNS2_IiLi8EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIdLi16EEES3_PNS2_IiLi16EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIdLi1EEES3_PNS2_IiLi1EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIdLi2EEES3_PNS2_IiLi2EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIdLi3EEES3_PNS2_IiLi3EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIdLi4EEES3_PNS2_IiLi4EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIdLi8EEES3_PNS2_IiLi8EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIfLi16EEES3_PNS2_IiLi16EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIfLi1EEES3_PNS2_IiLi1EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIfLi2EEES3_PNS2_IiLi2EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIfLi3EEES3_PNS2_IiLi3EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIfLi4EEES3_PNS2_IiLi4EEE -_ZN10__host_std6remquoEN4sycl3_V13vecIfLi8EEES3_PNS2_IiLi8EEE -_ZN10__host_std6remquoEN4sycl3_V16detail9half_impl4halfES4_Pi -_ZN10__host_std6remquoEddPi -_ZN10__host_std6remquoEffPi -_ZN10__host_std6rotateEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std6rotateEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std6rotateEaa -_ZN10__host_std6rotateEhh -_ZN10__host_std6rotateEii -_ZN10__host_std6rotateEjj -_ZN10__host_std6rotateEll -_ZN10__host_std6rotateEmm -_ZN10__host_std6rotateEss -_ZN10__host_std6rotateEtt -_ZN10__host_std6s_haddEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std6s_haddEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std6s_haddEaa -_ZN10__host_std6s_haddEii -_ZN10__host_std6s_haddEll -_ZN10__host_std6s_haddEss -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_NS2_IsLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_NS2_ItLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_NS2_IsLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_NS2_ItLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_NS2_IsLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_NS2_ItLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_NS2_IsLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_NS2_ItLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_NS2_IsLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_NS2_ItLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_NS2_IsLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_NS2_ItLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi16EEES3_NS2_IhLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIaLi1EEES3_NS2_IhLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIaLi2EEES3_NS2_IhLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIaLi3EEES3_NS2_IhLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIaLi4EEES3_NS2_IhLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIaLi8EEES3_NS2_IhLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIaLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIdLi16EEES3_NS2_IlLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi16EEES3_NS2_ImLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi1EEES3_NS2_IlLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi1EEES3_NS2_ImLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi2EEES3_NS2_IlLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi2EEES3_NS2_ImLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi3EEES3_NS2_IlLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi3EEES3_NS2_ImLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi4EEES3_NS2_IlLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi4EEES3_NS2_ImLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi8EEES3_NS2_IlLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIdLi8EEES3_NS2_ImLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi16EEES3_NS2_IiLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi16EEES3_NS2_IjLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi1EEES3_NS2_IiLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi1EEES3_NS2_IjLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi2EEES3_NS2_IiLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi2EEES3_NS2_IjLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi3EEES3_NS2_IiLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi3EEES3_NS2_IjLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi4EEES3_NS2_IiLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi4EEES3_NS2_IjLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi8EEES3_NS2_IiLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIfLi8EEES3_NS2_IjLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi16EEES3_NS2_IaLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIhLi1EEES3_NS2_IaLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIhLi2EEES3_NS2_IaLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIhLi3EEES3_NS2_IaLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIhLi4EEES3_NS2_IaLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIhLi8EEES3_NS2_IaLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIhLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIiLi16EEES3_NS2_IjLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIiLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIiLi1EEES3_NS2_IjLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIiLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIiLi2EEES3_NS2_IjLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIiLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIiLi3EEES3_NS2_IjLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIiLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIiLi4EEES3_NS2_IjLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIiLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIiLi8EEES3_NS2_IjLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIiLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIjLi16EEES3_NS2_IiLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIjLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIjLi1EEES3_NS2_IiLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIjLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIjLi2EEES3_NS2_IiLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIjLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIjLi3EEES3_NS2_IiLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIjLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIjLi4EEES3_NS2_IiLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIjLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIjLi8EEES3_NS2_IiLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIjLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIlLi16EEES3_NS2_ImLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIlLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIlLi1EEES3_NS2_ImLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIlLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIlLi2EEES3_NS2_ImLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIlLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIlLi3EEES3_NS2_ImLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIlLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIlLi4EEES3_NS2_ImLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIlLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIlLi8EEES3_NS2_ImLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIlLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecImLi16EEES3_NS2_IlLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecImLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecImLi1EEES3_NS2_IlLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecImLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecImLi2EEES3_NS2_IlLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecImLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecImLi3EEES3_NS2_IlLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecImLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecImLi4EEES3_NS2_IlLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecImLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecImLi8EEES3_NS2_IlLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecImLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIsLi16EEES3_NS2_ItLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecIsLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIsLi1EEES3_NS2_ItLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecIsLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIsLi2EEES3_NS2_ItLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecIsLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIsLi3EEES3_NS2_ItLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecIsLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIsLi4EEES3_NS2_ItLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecIsLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecIsLi8EEES3_NS2_ItLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecIsLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecItLi16EEES3_NS2_IsLi16EEE -_ZN10__host_std6selectEN4sycl3_V13vecItLi16EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecItLi1EEES3_NS2_IsLi1EEE -_ZN10__host_std6selectEN4sycl3_V13vecItLi1EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecItLi2EEES3_NS2_IsLi2EEE -_ZN10__host_std6selectEN4sycl3_V13vecItLi2EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecItLi3EEES3_NS2_IsLi3EEE -_ZN10__host_std6selectEN4sycl3_V13vecItLi3EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecItLi4EEES3_NS2_IsLi4EEE -_ZN10__host_std6selectEN4sycl3_V13vecItLi4EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V13vecItLi8EEES3_NS2_IsLi8EEE -_ZN10__host_std6selectEN4sycl3_V13vecItLi8EEES3_S3_ -_ZN10__host_std6selectEN4sycl3_V16detail9half_impl4halfES4_s -_ZN10__host_std6selectEN4sycl3_V16detail9half_impl4halfES4_t -_ZN10__host_std6selectEaaa -_ZN10__host_std6selectEaah -_ZN10__host_std6selectEddl -_ZN10__host_std6selectEddm -_ZN10__host_std6selectEffi -_ZN10__host_std6selectEffj -_ZN10__host_std6selectEhha -_ZN10__host_std6selectEhhh -_ZN10__host_std6selectEiii -_ZN10__host_std6selectEiij -_ZN10__host_std6selectEjji -_ZN10__host_std6selectEjjj -_ZN10__host_std6selectElll -_ZN10__host_std6selectEllm -_ZN10__host_std6selectEmml -_ZN10__host_std6selectEmmm -_ZN10__host_std6selectEsss -_ZN10__host_std6selectEsst -_ZN10__host_std6selectEtts -_ZN10__host_std6selectEttt -_ZN10__host_std6sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPS6_ -_ZN10__host_std6sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPS6_ -_ZN10__host_std6sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPS6_ -_ZN10__host_std6sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPS6_ -_ZN10__host_std6sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPS6_ -_ZN10__host_std6sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPS6_ -_ZN10__host_std6sincosEN4sycl3_V13vecIdLi16EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIdLi1EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIdLi2EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIdLi3EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIdLi4EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIdLi8EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIfLi16EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIfLi1EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIfLi2EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIfLi3EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIfLi4EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V13vecIfLi8EEEPS3_ -_ZN10__host_std6sincosEN4sycl3_V16detail9half_impl4halfEPS4_ -_ZN10__host_std6sincosEdPd -_ZN10__host_std6sincosEfPf -_ZN10__host_std6tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std6tgammaEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std6tgammaEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std6tgammaEd -_ZN10__host_std6tgammaEf -_ZN10__host_std6u_haddEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std6u_haddEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std6u_haddEhh -_ZN10__host_std6u_haddEjj -_ZN10__host_std6u_haddEmm -_ZN10__host_std6u_haddEtt -_ZN10__host_std7OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std7OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std7OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std7OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std7OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std7OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std7OrderedEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std7OrderedEdd -_ZN10__host_std7OrderedEff -_ZN10__host_std7atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std7atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std7atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std7atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std7atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std7atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std7atan2piEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std7atan2piEdd -_ZN10__host_std7atan2piEff -_ZN10__host_std7degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std7degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std7degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std7degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std7degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std7degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std7degreesEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std7degreesEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std7degreesEd -_ZN10__host_std7degreesEf -_ZN10__host_std7radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std7radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std7radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std7radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std7radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std7radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std7radiansEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std7radiansEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std7radiansEd -_ZN10__host_std7radiansEf -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi16EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi16EEEaa -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi1EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi1EEEaa -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi2EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi2EEEaa -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi3EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi3EEEaa -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi4EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi4EEEaa -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi8EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIaLi8EEEaa -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi16EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi16EEEii -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi1EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi1EEEii -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi2EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi2EEEii -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi3EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi3EEEii -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi4EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi4EEEii -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi8EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIiLi8EEEii -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi16EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi16EEEll -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi1EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi1EEEll -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi2EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi2EEEll -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi3EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi3EEEll -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi4EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi4EEEll -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi8EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIlLi8EEEll -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi16EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi16EEEss -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi1EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi1EEEss -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi2EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi2EEEss -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi3EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi3EEEss -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi4EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi4EEEss -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi8EEES3_S3_ -_ZN10__host_std7s_clampEN4sycl3_V13vecIsLi8EEEss -_ZN10__host_std7s_clampEaaa -_ZN10__host_std7s_clampEiii -_ZN10__host_std7s_clampElll -_ZN10__host_std7s_clampEsss -_ZN10__host_std7s_mad24EN4sycl3_V13vecIiLi16EEES3_S3_ -_ZN10__host_std7s_mad24EN4sycl3_V13vecIiLi1EEES3_S3_ -_ZN10__host_std7s_mad24EN4sycl3_V13vecIiLi2EEES3_S3_ -_ZN10__host_std7s_mad24EN4sycl3_V13vecIiLi3EEES3_S3_ -_ZN10__host_std7s_mad24EN4sycl3_V13vecIiLi4EEES3_S3_ -_ZN10__host_std7s_mad24EN4sycl3_V13vecIiLi8EEES3_S3_ -_ZN10__host_std7s_mad24Eiii -_ZN10__host_std7s_mul24EN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std7s_mul24EN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std7s_mul24EN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std7s_mul24EN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std7s_mul24EN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std7s_mul24EN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std7s_mul24Eii -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std7s_rhaddEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std7s_rhaddEaa -_ZN10__host_std7s_rhaddEii -_ZN10__host_std7s_rhaddEll -_ZN10__host_std7s_rhaddEss -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi16EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi16EEEhh -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi1EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi1EEEhh -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi2EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi2EEEhh -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi3EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi3EEEhh -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi4EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi4EEEhh -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi8EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIhLi8EEEhh -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi16EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi16EEEjj -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi1EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi1EEEjj -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi2EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi2EEEjj -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi3EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi3EEEjj -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi4EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi4EEEjj -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi8EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecIjLi8EEEjj -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi16EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi16EEEmm -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi1EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi1EEEmm -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi2EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi2EEEmm -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi3EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi3EEEmm -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi4EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi4EEEmm -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi8EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecImLi8EEEmm -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi16EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi16EEEtt -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi1EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi1EEEtt -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi2EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi2EEEtt -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi3EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi3EEEtt -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi4EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi4EEEtt -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi8EEES3_S3_ -_ZN10__host_std7u_clampEN4sycl3_V13vecItLi8EEEtt -_ZN10__host_std7u_clampEhhh -_ZN10__host_std7u_clampEjjj -_ZN10__host_std7u_clampEmmm -_ZN10__host_std7u_clampEttt -_ZN10__host_std7u_mad24EN4sycl3_V13vecIjLi16EEES3_S3_ -_ZN10__host_std7u_mad24EN4sycl3_V13vecIjLi1EEES3_S3_ -_ZN10__host_std7u_mad24EN4sycl3_V13vecIjLi2EEES3_S3_ -_ZN10__host_std7u_mad24EN4sycl3_V13vecIjLi3EEES3_S3_ -_ZN10__host_std7u_mad24EN4sycl3_V13vecIjLi4EEES3_S3_ -_ZN10__host_std7u_mad24EN4sycl3_V13vecIjLi8EEES3_S3_ -_ZN10__host_std7u_mad24Ejjj -_ZN10__host_std7u_mul24EN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std7u_mul24EN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std7u_mul24EN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std7u_mul24EN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std7u_mul24EN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std7u_mul24EN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std7u_mul24Ejj -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std7u_rhaddEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std7u_rhaddEhh -_ZN10__host_std7u_rhaddEjj -_ZN10__host_std7u_rhaddEmm -_ZN10__host_std7u_rhaddEtt -_ZN10__host_std8IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8IsFiniteEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8IsFiniteEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std8IsFiniteEd -_ZN10__host_std8IsFiniteEf -_ZN10__host_std8IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIdLi16EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIdLi8EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8IsNormalEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8IsNormalEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std8IsNormalEd -_ZN10__host_std8IsNormalEf +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_IsInfEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_IsInfEd +_ZN10__host_std15sycl_host_IsInfEf +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_IsNanEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_IsNanEd +_ZN10__host_std15sycl_host_IsNanEf +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_acoshEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_acoshEd +_ZN10__host_std15sycl_host_acoshEf +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_asinhEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_asinhEd +_ZN10__host_std15sycl_host_asinhEf +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std15sycl_host_atan2EN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std15sycl_host_atan2Edd +_ZN10__host_std15sycl_host_atan2Eff +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_atanhEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_atanhEd +_ZN10__host_std15sycl_host_atanhEf +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_cospiEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_cospiEd +_ZN10__host_std15sycl_host_cospiEf +_ZN10__host_std15sycl_host_crossEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std15sycl_host_crossEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std15sycl_host_crossEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std15sycl_host_crossEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std15sycl_host_crossEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std15sycl_host_crossEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_exp10EN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_exp10Ed +_ZN10__host_std15sycl_host_exp10Ef +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_expm1EN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_expm1Ed +_ZN10__host_std15sycl_host_expm1Ef +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_floorEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_floorEd +_ZN10__host_std15sycl_host_floorEf +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPS6_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPS6_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPS6_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPS6_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPS6_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPS6_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIdLi16EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIdLi1EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIdLi2EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIdLi3EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIdLi4EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIdLi8EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIfLi16EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIfLi1EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIfLi2EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIfLi3EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIfLi4EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V13vecIfLi8EEEPS3_ +_ZN10__host_std15sycl_host_fractEN4sycl3_V16detail9half_impl4halfEPS4_ +_ZN10__host_std15sycl_host_fractEdPd +_ZN10__host_std15sycl_host_fractEfPf +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPNS2_IiLi16EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPNS2_IiLi1EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPNS2_IiLi2EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPNS2_IiLi3EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPNS2_IiLi4EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPNS2_IiLi8EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIdLi16EEEPNS2_IiLi16EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIdLi1EEEPNS2_IiLi1EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIdLi2EEEPNS2_IiLi2EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIdLi3EEEPNS2_IiLi3EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIdLi4EEEPNS2_IiLi4EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIdLi8EEEPNS2_IiLi8EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIfLi16EEEPNS2_IiLi16EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIfLi1EEEPNS2_IiLi1EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIfLi2EEEPNS2_IiLi2EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIfLi3EEEPNS2_IiLi3EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIfLi4EEEPNS2_IiLi4EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V13vecIfLi8EEEPNS2_IiLi8EEE +_ZN10__host_std15sycl_host_frexpEN4sycl3_V16detail9half_impl4halfEPi +_ZN10__host_std15sycl_host_frexpEdPi +_ZN10__host_std15sycl_host_frexpEfPi +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std15sycl_host_hypotEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std15sycl_host_hypotEdd +_ZN10__host_std15sycl_host_hypotEff +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_ilogbEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_ilogbEd +_ZN10__host_std15sycl_host_ilogbEf +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEENS2_IiLi16EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEENS2_IiLi1EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEENS2_IiLi2EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEENS2_IiLi3EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEENS2_IiLi4EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEENS2_IiLi8EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIdLi16EEENS2_IiLi16EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIdLi1EEENS2_IiLi1EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIdLi2EEENS2_IiLi2EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIdLi3EEENS2_IiLi3EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIdLi4EEENS2_IiLi4EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIdLi8EEENS2_IiLi8EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIfLi16EEENS2_IiLi16EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIfLi1EEENS2_IiLi1EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIfLi2EEENS2_IiLi2EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIfLi3EEENS2_IiLi3EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIfLi4EEENS2_IiLi4EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V13vecIfLi8EEENS2_IiLi8EEE +_ZN10__host_std15sycl_host_ldexpEN4sycl3_V16detail9half_impl4halfEi +_ZN10__host_std15sycl_host_ldexpEdi +_ZN10__host_std15sycl_host_ldexpEfi +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_log10EN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_log10Ed +_ZN10__host_std15sycl_host_log10Ef +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_log1pEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_log1pEd +_ZN10__host_std15sycl_host_log1pEf +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEENS2_IiLi16EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEENS2_IiLi1EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEENS2_IiLi2EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEENS2_IiLi3EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEENS2_IiLi4EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEENS2_IiLi8EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIdLi16EEENS2_IiLi16EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIdLi1EEENS2_IiLi1EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIdLi2EEENS2_IiLi2EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIdLi3EEENS2_IiLi3EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIdLi4EEENS2_IiLi4EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIdLi8EEENS2_IiLi8EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIfLi16EEENS2_IiLi16EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIfLi1EEENS2_IiLi1EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIfLi2EEENS2_IiLi2EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIfLi3EEENS2_IiLi3EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIfLi4EEENS2_IiLi4EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V13vecIfLi8EEENS2_IiLi8EEE +_ZN10__host_std15sycl_host_rootnEN4sycl3_V16detail9half_impl4halfEi +_ZN10__host_std15sycl_host_rootnEdi +_ZN10__host_std15sycl_host_rootnEfi +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_roundEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_roundEd +_ZN10__host_std15sycl_host_roundEf +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_rsqrtEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_rsqrtEd +_ZN10__host_std15sycl_host_rsqrtEf +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIaLi16EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIaLi1EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIaLi2EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIaLi3EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIaLi4EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIaLi8EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIiLi16EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIiLi1EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIiLi2EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIiLi3EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIiLi4EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIiLi8EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIlLi16EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIlLi1EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIlLi2EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIlLi3EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIlLi4EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIlLi8EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIsLi16EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIsLi1EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIsLi2EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIsLi3EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIsLi4EEE +_ZN10__host_std15sycl_host_s_absEN4sycl3_V13vecIsLi8EEE +_ZN10__host_std15sycl_host_s_absEa +_ZN10__host_std15sycl_host_s_absEi +_ZN10__host_std15sycl_host_s_absEl +_ZN10__host_std15sycl_host_s_absEs +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi16EEEa +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi1EEEa +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi2EEEa +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi3EEEa +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi4EEEa +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIaLi8EEEa +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi16EEEi +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi1EEEi +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi2EEEi +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi3EEEi +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi4EEEi +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIiLi8EEEi +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi16EEEl +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi1EEEl +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi2EEEl +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi3EEEl +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi4EEEl +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIlLi8EEEl +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi16EEEs +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi1EEEs +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi2EEEs +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi3EEEs +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi4EEEs +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std15sycl_host_s_maxEN4sycl3_V13vecIsLi8EEEs +_ZN10__host_std15sycl_host_s_maxEaa +_ZN10__host_std15sycl_host_s_maxEii +_ZN10__host_std15sycl_host_s_maxEll +_ZN10__host_std15sycl_host_s_maxEss +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi16EEEa +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi1EEEa +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi2EEEa +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi3EEEa +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi4EEEa +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIaLi8EEEa +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi16EEEi +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi1EEEi +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi2EEEi +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi3EEEi +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi4EEEi +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIiLi8EEEi +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi16EEEl +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi1EEEl +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi2EEEl +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi3EEEl +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi4EEEl +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIlLi8EEEl +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi16EEEs +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi1EEEs +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi2EEEs +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi3EEEs +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi4EEEs +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std15sycl_host_s_minEN4sycl3_V13vecIsLi8EEEs +_ZN10__host_std15sycl_host_s_minEaa +_ZN10__host_std15sycl_host_s_minEii +_ZN10__host_std15sycl_host_s_minEll +_ZN10__host_std15sycl_host_s_minEss +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_sinpiEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_sinpiEd +_ZN10__host_std15sycl_host_sinpiEf +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_tanpiEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_tanpiEd +_ZN10__host_std15sycl_host_tanpiEf +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std15sycl_host_truncEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std15sycl_host_truncEd +_ZN10__host_std15sycl_host_truncEf +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIhLi16EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIhLi1EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIhLi2EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIhLi3EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIhLi4EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIhLi8EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIjLi16EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIjLi1EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIjLi2EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIjLi3EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIjLi4EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecIjLi8EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecImLi16EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecImLi1EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecImLi2EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecImLi3EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecImLi4EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecImLi8EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecItLi16EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecItLi1EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecItLi2EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecItLi3EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecItLi4EEE +_ZN10__host_std15sycl_host_u_absEN4sycl3_V13vecItLi8EEE +_ZN10__host_std15sycl_host_u_absEh +_ZN10__host_std15sycl_host_u_absEj +_ZN10__host_std15sycl_host_u_absEm +_ZN10__host_std15sycl_host_u_absEt +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi16EEEh +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi1EEEh +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi2EEEh +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi3EEEh +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi4EEEh +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIhLi8EEEh +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi16EEEj +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi1EEEj +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi2EEEj +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi3EEEj +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi4EEEj +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecIjLi8EEEj +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi16EEEm +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi1EEEm +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi2EEEm +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi3EEEm +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi4EEEm +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecImLi8EEEm +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi16EEEt +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi1EEEt +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi2EEEt +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi3EEEt +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi4EEEt +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std15sycl_host_u_maxEN4sycl3_V13vecItLi8EEEt +_ZN10__host_std15sycl_host_u_maxEhh +_ZN10__host_std15sycl_host_u_maxEjj +_ZN10__host_std15sycl_host_u_maxEmm +_ZN10__host_std15sycl_host_u_maxEtt +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi16EEEh +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi1EEEh +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi2EEEh +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi3EEEh +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi4EEEh +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIhLi8EEEh +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi16EEEj +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi1EEEj +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi2EEEj +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi3EEEj +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi4EEEj +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecIjLi8EEEj +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi16EEEm +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi1EEEm +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi2EEEm +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi3EEEm +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi4EEEm +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecImLi8EEEm +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi16EEEt +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi1EEEt +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi2EEEt +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi3EEEt +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi4EEEt +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std15sycl_host_u_minEN4sycl3_V13vecItLi8EEEt +_ZN10__host_std15sycl_host_u_minEhh +_ZN10__host_std15sycl_host_u_minEjj +_ZN10__host_std15sycl_host_u_minEmm +_ZN10__host_std15sycl_host_u_minEtt +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std16sycl_host_acospiEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std16sycl_host_acospiEd +_ZN10__host_std16sycl_host_acospiEf +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std16sycl_host_asinpiEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std16sycl_host_asinpiEd +_ZN10__host_std16sycl_host_asinpiEf +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std16sycl_host_atanpiEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std16sycl_host_atanpiEd +_ZN10__host_std16sycl_host_atanpiEf +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIdLi16EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIdLi1EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIdLi2EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIdLi3EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIdLi4EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIdLi8EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIfLi16EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIfLi1EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIfLi2EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIfLi3EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIfLi4EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V13vecIfLi8EEES3_S3_ +_ZN10__host_std16sycl_host_fclampEN4sycl3_V16detail9half_impl4halfES4_S4_ +_ZN10__host_std16sycl_host_fclampEddd +_ZN10__host_std16sycl_host_fclampEfff +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std16sycl_host_lengthEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std16sycl_host_lengthEd +_ZN10__host_std16sycl_host_lengthEf +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std16sycl_host_lgammaEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std16sycl_host_lgammaEd +_ZN10__host_std16sycl_host_lgammaEf +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std16sycl_host_maxmagEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std16sycl_host_maxmagEdd +_ZN10__host_std16sycl_host_maxmagEff +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std16sycl_host_minmagEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std16sycl_host_minmagEdd +_ZN10__host_std16sycl_host_minmagEff +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_PNS2_IiLi16EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_PNS2_IiLi1EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_PNS2_IiLi2EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_PNS2_IiLi3EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_PNS2_IiLi4EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_PNS2_IiLi8EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIdLi16EEES3_PNS2_IiLi16EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIdLi1EEES3_PNS2_IiLi1EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIdLi2EEES3_PNS2_IiLi2EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIdLi3EEES3_PNS2_IiLi3EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIdLi4EEES3_PNS2_IiLi4EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIdLi8EEES3_PNS2_IiLi8EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIfLi16EEES3_PNS2_IiLi16EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIfLi1EEES3_PNS2_IiLi1EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIfLi2EEES3_PNS2_IiLi2EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIfLi3EEES3_PNS2_IiLi3EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIfLi4EEES3_PNS2_IiLi4EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V13vecIfLi8EEES3_PNS2_IiLi8EEE +_ZN10__host_std16sycl_host_remquoEN4sycl3_V16detail9half_impl4halfES4_Pi +_ZN10__host_std16sycl_host_remquoEddPi +_ZN10__host_std16sycl_host_remquoEffPi +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std16sycl_host_rotateEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std16sycl_host_rotateEaa +_ZN10__host_std16sycl_host_rotateEhh +_ZN10__host_std16sycl_host_rotateEii +_ZN10__host_std16sycl_host_rotateEjj +_ZN10__host_std16sycl_host_rotateEll +_ZN10__host_std16sycl_host_rotateEmm +_ZN10__host_std16sycl_host_rotateEss +_ZN10__host_std16sycl_host_rotateEtt +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std16sycl_host_s_haddEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std16sycl_host_s_haddEaa +_ZN10__host_std16sycl_host_s_haddEii +_ZN10__host_std16sycl_host_s_haddEll +_ZN10__host_std16sycl_host_s_haddEss +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_NS2_IsLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_NS2_ItLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_NS2_IsLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_NS2_ItLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_NS2_IsLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_NS2_ItLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_NS2_IsLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_NS2_ItLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_NS2_IsLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_NS2_ItLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_NS2_IsLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_NS2_ItLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi16EEES3_NS2_IhLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi1EEES3_NS2_IhLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi2EEES3_NS2_IhLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi3EEES3_NS2_IhLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi4EEES3_NS2_IhLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi8EEES3_NS2_IhLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIaLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi16EEES3_NS2_IlLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi16EEES3_NS2_ImLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi1EEES3_NS2_IlLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi1EEES3_NS2_ImLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi2EEES3_NS2_IlLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi2EEES3_NS2_ImLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi3EEES3_NS2_IlLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi3EEES3_NS2_ImLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi4EEES3_NS2_IlLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi4EEES3_NS2_ImLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi8EEES3_NS2_IlLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIdLi8EEES3_NS2_ImLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi16EEES3_NS2_IiLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi16EEES3_NS2_IjLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi1EEES3_NS2_IiLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi1EEES3_NS2_IjLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi2EEES3_NS2_IiLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi2EEES3_NS2_IjLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi3EEES3_NS2_IiLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi3EEES3_NS2_IjLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi4EEES3_NS2_IiLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi4EEES3_NS2_IjLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi8EEES3_NS2_IiLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIfLi8EEES3_NS2_IjLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi16EEES3_NS2_IaLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi1EEES3_NS2_IaLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi2EEES3_NS2_IaLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi3EEES3_NS2_IaLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi4EEES3_NS2_IaLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi8EEES3_NS2_IaLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIhLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi16EEES3_NS2_IjLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi1EEES3_NS2_IjLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi2EEES3_NS2_IjLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi3EEES3_NS2_IjLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi4EEES3_NS2_IjLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi8EEES3_NS2_IjLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIiLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi16EEES3_NS2_IiLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi1EEES3_NS2_IiLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi2EEES3_NS2_IiLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi3EEES3_NS2_IiLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi4EEES3_NS2_IiLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi8EEES3_NS2_IiLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIjLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi16EEES3_NS2_ImLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi1EEES3_NS2_ImLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi2EEES3_NS2_ImLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi3EEES3_NS2_ImLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi4EEES3_NS2_ImLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi8EEES3_NS2_ImLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIlLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi16EEES3_NS2_IlLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi1EEES3_NS2_IlLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi2EEES3_NS2_IlLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi3EEES3_NS2_IlLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi4EEES3_NS2_IlLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi8EEES3_NS2_IlLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecImLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi16EEES3_NS2_ItLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi1EEES3_NS2_ItLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi2EEES3_NS2_ItLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi3EEES3_NS2_ItLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi4EEES3_NS2_ItLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi8EEES3_NS2_ItLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecIsLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi16EEES3_NS2_IsLi16EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi16EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi1EEES3_NS2_IsLi1EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi1EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi2EEES3_NS2_IsLi2EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi2EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi3EEES3_NS2_IsLi3EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi3EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi4EEES3_NS2_IsLi4EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi4EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi8EEES3_NS2_IsLi8EEE +_ZN10__host_std16sycl_host_selectEN4sycl3_V13vecItLi8EEES3_S3_ +_ZN10__host_std16sycl_host_selectEN4sycl3_V16detail9half_impl4halfES4_s +_ZN10__host_std16sycl_host_selectEN4sycl3_V16detail9half_impl4halfES4_t +_ZN10__host_std16sycl_host_selectEaaa +_ZN10__host_std16sycl_host_selectEaah +_ZN10__host_std16sycl_host_selectEddl +_ZN10__host_std16sycl_host_selectEddm +_ZN10__host_std16sycl_host_selectEffi +_ZN10__host_std16sycl_host_selectEffj +_ZN10__host_std16sycl_host_selectEhha +_ZN10__host_std16sycl_host_selectEhhh +_ZN10__host_std16sycl_host_selectEiii +_ZN10__host_std16sycl_host_selectEiij +_ZN10__host_std16sycl_host_selectEjji +_ZN10__host_std16sycl_host_selectEjjj +_ZN10__host_std16sycl_host_selectElll +_ZN10__host_std16sycl_host_selectEllm +_ZN10__host_std16sycl_host_selectEmml +_ZN10__host_std16sycl_host_selectEmmm +_ZN10__host_std16sycl_host_selectEsss +_ZN10__host_std16sycl_host_selectEsst +_ZN10__host_std16sycl_host_selectEtts +_ZN10__host_std16sycl_host_selectEttt +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPS6_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPS6_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPS6_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPS6_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPS6_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPS6_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIdLi16EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIdLi1EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIdLi2EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIdLi3EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIdLi4EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIdLi8EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIfLi16EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIfLi1EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIfLi2EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIfLi3EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIfLi4EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V13vecIfLi8EEEPS3_ +_ZN10__host_std16sycl_host_sincosEN4sycl3_V16detail9half_impl4halfEPS4_ +_ZN10__host_std16sycl_host_sincosEdPd +_ZN10__host_std16sycl_host_sincosEfPf +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std16sycl_host_tgammaEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std16sycl_host_tgammaEd +_ZN10__host_std16sycl_host_tgammaEf +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std16sycl_host_u_haddEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std16sycl_host_u_haddEhh +_ZN10__host_std16sycl_host_u_haddEjj +_ZN10__host_std16sycl_host_u_haddEmm +_ZN10__host_std16sycl_host_u_haddEtt +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std17sycl_host_OrderedEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std17sycl_host_OrderedEdd +_ZN10__host_std17sycl_host_OrderedEff +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std17sycl_host_atan2piEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std17sycl_host_atan2piEdd +_ZN10__host_std17sycl_host_atan2piEff +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std17sycl_host_degreesEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std17sycl_host_degreesEd +_ZN10__host_std17sycl_host_degreesEf +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std17sycl_host_radiansEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std17sycl_host_radiansEd +_ZN10__host_std17sycl_host_radiansEf +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi16EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi16EEEaa +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi1EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi1EEEaa +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi2EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi2EEEaa +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi3EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi3EEEaa +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi4EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi4EEEaa +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi8EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIaLi8EEEaa +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi16EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi16EEEii +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi1EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi1EEEii +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi2EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi2EEEii +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi3EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi3EEEii +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi4EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi4EEEii +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi8EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIiLi8EEEii +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi16EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi16EEEll +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi1EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi1EEEll +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi2EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi2EEEll +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi3EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi3EEEll +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi4EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi4EEEll +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi8EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIlLi8EEEll +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi16EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi16EEEss +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi1EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi1EEEss +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi2EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi2EEEss +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi3EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi3EEEss +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi4EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi4EEEss +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi8EEES3_S3_ +_ZN10__host_std17sycl_host_s_clampEN4sycl3_V13vecIsLi8EEEss +_ZN10__host_std17sycl_host_s_clampEaaa +_ZN10__host_std17sycl_host_s_clampEiii +_ZN10__host_std17sycl_host_s_clampElll +_ZN10__host_std17sycl_host_s_clampEsss +_ZN10__host_std17sycl_host_s_mad24EN4sycl3_V13vecIiLi16EEES3_S3_ +_ZN10__host_std17sycl_host_s_mad24EN4sycl3_V13vecIiLi1EEES3_S3_ +_ZN10__host_std17sycl_host_s_mad24EN4sycl3_V13vecIiLi2EEES3_S3_ +_ZN10__host_std17sycl_host_s_mad24EN4sycl3_V13vecIiLi3EEES3_S3_ +_ZN10__host_std17sycl_host_s_mad24EN4sycl3_V13vecIiLi4EEES3_S3_ +_ZN10__host_std17sycl_host_s_mad24EN4sycl3_V13vecIiLi8EEES3_S3_ +_ZN10__host_std17sycl_host_s_mad24Eiii +_ZN10__host_std17sycl_host_s_mul24EN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std17sycl_host_s_mul24EN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std17sycl_host_s_mul24EN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std17sycl_host_s_mul24EN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std17sycl_host_s_mul24EN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std17sycl_host_s_mul24EN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std17sycl_host_s_mul24Eii +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std17sycl_host_s_rhaddEaa +_ZN10__host_std17sycl_host_s_rhaddEii +_ZN10__host_std17sycl_host_s_rhaddEll +_ZN10__host_std17sycl_host_s_rhaddEss +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi16EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi16EEEhh +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi1EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi1EEEhh +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi2EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi2EEEhh +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi3EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi3EEEhh +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi4EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi4EEEhh +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi8EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIhLi8EEEhh +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi16EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi16EEEjj +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi1EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi1EEEjj +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi2EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi2EEEjj +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi3EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi3EEEjj +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi4EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi4EEEjj +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi8EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecIjLi8EEEjj +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi16EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi16EEEmm +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi1EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi1EEEmm +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi2EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi2EEEmm +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi3EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi3EEEmm +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi4EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi4EEEmm +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi8EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecImLi8EEEmm +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi16EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi16EEEtt +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi1EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi1EEEtt +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi2EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi2EEEtt +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi3EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi3EEEtt +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi4EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi4EEEtt +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi8EEES3_S3_ +_ZN10__host_std17sycl_host_u_clampEN4sycl3_V13vecItLi8EEEtt +_ZN10__host_std17sycl_host_u_clampEhhh +_ZN10__host_std17sycl_host_u_clampEjjj +_ZN10__host_std17sycl_host_u_clampEmmm +_ZN10__host_std17sycl_host_u_clampEttt +_ZN10__host_std17sycl_host_u_mad24EN4sycl3_V13vecIjLi16EEES3_S3_ +_ZN10__host_std17sycl_host_u_mad24EN4sycl3_V13vecIjLi1EEES3_S3_ +_ZN10__host_std17sycl_host_u_mad24EN4sycl3_V13vecIjLi2EEES3_S3_ +_ZN10__host_std17sycl_host_u_mad24EN4sycl3_V13vecIjLi3EEES3_S3_ +_ZN10__host_std17sycl_host_u_mad24EN4sycl3_V13vecIjLi4EEES3_S3_ +_ZN10__host_std17sycl_host_u_mad24EN4sycl3_V13vecIjLi8EEES3_S3_ +_ZN10__host_std17sycl_host_u_mad24Ejjj +_ZN10__host_std17sycl_host_u_mul24EN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std17sycl_host_u_mul24EN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std17sycl_host_u_mul24EN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std17sycl_host_u_mul24EN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std17sycl_host_u_mul24EN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std17sycl_host_u_mul24EN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std17sycl_host_u_mul24Ejj +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std17sycl_host_u_rhaddEhh +_ZN10__host_std17sycl_host_u_rhaddEjj +_ZN10__host_std17sycl_host_u_rhaddEmm +_ZN10__host_std17sycl_host_u_rhaddEtt +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_IsFiniteEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std18sycl_host_IsFiniteEd +_ZN10__host_std18sycl_host_IsFiniteEf +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_IsNormalEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std18sycl_host_IsNormalEd +_ZN10__host_std18sycl_host_IsNormalEf +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std18sycl_host_copysignEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std18sycl_host_copysignEdd +_ZN10__host_std18sycl_host_copysignEff +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std18sycl_host_distanceEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std18sycl_host_distanceEdd +_ZN10__host_std18sycl_host_distanceEff +_ZN10__host_std18sycl_host_half_cosEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_half_cosEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_half_cosEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_half_cosEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_half_cosEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_half_cosEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_half_cosEf +_ZN10__host_std18sycl_host_half_expEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_half_expEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_half_expEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_half_expEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_half_expEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_half_expEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_half_expEf +_ZN10__host_std18sycl_host_half_logEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_half_logEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_half_logEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_half_logEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_half_logEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_half_logEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_half_logEf +_ZN10__host_std18sycl_host_half_sinEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_half_sinEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_half_sinEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_half_sinEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_half_sinEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_half_sinEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_half_sinEf +_ZN10__host_std18sycl_host_half_tanEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std18sycl_host_half_tanEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std18sycl_host_half_tanEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std18sycl_host_half_tanEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std18sycl_host_half_tanEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std18sycl_host_half_tanEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std18sycl_host_half_tanEf +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPNS2_IiLi16EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPNS2_IiLi1EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPNS2_IiLi2EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPNS2_IiLi3EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPNS2_IiLi4EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPNS2_IiLi8EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIdLi16EEEPNS2_IiLi16EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIdLi1EEEPNS2_IiLi1EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIdLi2EEEPNS2_IiLi2EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIdLi3EEEPNS2_IiLi3EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIdLi4EEEPNS2_IiLi4EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIdLi8EEEPNS2_IiLi8EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIfLi16EEEPNS2_IiLi16EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIfLi1EEEPNS2_IiLi1EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIfLi2EEEPNS2_IiLi2EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIfLi3EEEPNS2_IiLi3EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIfLi4EEEPNS2_IiLi4EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V13vecIfLi8EEEPNS2_IiLi8EEE +_ZN10__host_std18sycl_host_lgamma_rEN4sycl3_V16detail9half_impl4halfEPi +_ZN10__host_std18sycl_host_lgamma_rEdPi +_ZN10__host_std18sycl_host_lgamma_rEfPi +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIaLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIaLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIaLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIaLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIaLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIaLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIhLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIhLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIhLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIhLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIhLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIhLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIiLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIiLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIiLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIiLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIiLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIiLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIjLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIjLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIjLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIjLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIjLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIjLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIlLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIlLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIlLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIlLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIlLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIlLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecImLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecImLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecImLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecImLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecImLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecImLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIsLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIsLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIsLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIsLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIsLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecIsLi8EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecItLi16EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecItLi1EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecItLi2EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecItLi3EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecItLi4EEE +_ZN10__host_std18sycl_host_popcountEN4sycl3_V13vecItLi8EEE +_ZN10__host_std18sycl_host_popcountEa +_ZN10__host_std18sycl_host_popcountEh +_ZN10__host_std18sycl_host_popcountEi +_ZN10__host_std18sycl_host_popcountEj +_ZN10__host_std18sycl_host_popcountEl +_ZN10__host_std18sycl_host_popcountEm +_ZN10__host_std18sycl_host_popcountEs +_ZN10__host_std18sycl_host_popcountEt +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIaLi16EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIaLi1EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIaLi2EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIaLi3EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIaLi4EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIaLi8EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIiLi16EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIiLi1EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIiLi2EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIiLi3EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIiLi4EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIiLi8EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIlLi16EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIlLi1EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIlLi2EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIlLi3EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIlLi4EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIlLi8EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIsLi16EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIsLi1EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIsLi2EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIsLi3EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIsLi4EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEN4sycl3_V13vecIsLi8EEES3_S3_ +_ZN10__host_std18sycl_host_s_mad_hiEaaa +_ZN10__host_std18sycl_host_s_mad_hiEiii +_ZN10__host_std18sycl_host_s_mad_hiElll +_ZN10__host_std18sycl_host_s_mad_hiEsss +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std18sycl_host_s_mul_hiEaa +_ZN10__host_std18sycl_host_s_mul_hiEii +_ZN10__host_std18sycl_host_s_mul_hiEll +_ZN10__host_std18sycl_host_s_mul_hiEss +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIhLi16EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIhLi1EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIhLi2EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIhLi3EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIhLi4EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIhLi8EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIjLi16EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIjLi1EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIjLi2EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIjLi3EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIjLi4EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecIjLi8EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecImLi16EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecImLi1EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecImLi2EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecImLi3EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecImLi4EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecImLi8EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecItLi16EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecItLi1EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecItLi2EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecItLi3EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecItLi4EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEN4sycl3_V13vecItLi8EEES3_S3_ +_ZN10__host_std18sycl_host_u_mad_hiEhhh +_ZN10__host_std18sycl_host_u_mad_hiEjjj +_ZN10__host_std18sycl_host_u_mad_hiEmmm +_ZN10__host_std18sycl_host_u_mad_hiEttt +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std18sycl_host_u_mul_hiEhh +_ZN10__host_std18sycl_host_u_mul_hiEjj +_ZN10__host_std18sycl_host_u_mul_hiEmm +_ZN10__host_std18sycl_host_u_mul_hiEtt +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std19sycl_host_FOrdEqualEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std19sycl_host_FOrdEqualEdd +_ZN10__host_std19sycl_host_FOrdEqualEff +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std19sycl_host_UnorderedEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std19sycl_host_UnorderedEdd +_ZN10__host_std19sycl_host_UnorderedEff +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIaLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIaLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIaLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIaLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIaLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIaLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIdLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIdLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIdLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIdLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIdLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIdLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIfLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIfLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIfLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIfLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIfLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIfLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIhLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIhLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIhLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIhLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIhLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIhLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIiLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIiLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIiLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIiLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIiLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIiLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIjLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIjLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIjLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIjLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIjLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIjLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIlLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIlLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIlLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIlLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIlLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIlLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecImLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecImLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecImLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecImLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecImLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecImLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIsLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIsLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIsLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIsLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIsLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecIsLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecItLi16EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecItLi1EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecItLi2EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecItLi3EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecItLi4EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V13vecItLi8EEES3_S3_ +_ZN10__host_std19sycl_host_bitselectEN4sycl3_V16detail9half_impl4halfES4_S4_ +_ZN10__host_std19sycl_host_bitselectEaaa +_ZN10__host_std19sycl_host_bitselectEddd +_ZN10__host_std19sycl_host_bitselectEfff +_ZN10__host_std19sycl_host_bitselectEhhh +_ZN10__host_std19sycl_host_bitselectEiii +_ZN10__host_std19sycl_host_bitselectEjjj +_ZN10__host_std19sycl_host_bitselectElll +_ZN10__host_std19sycl_host_bitselectEmmm +_ZN10__host_std19sycl_host_bitselectEsss +_ZN10__host_std19sycl_host_bitselectEttt +_ZN10__host_std19sycl_host_half_exp2EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std19sycl_host_half_exp2EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std19sycl_host_half_exp2EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std19sycl_host_half_exp2EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std19sycl_host_half_exp2EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std19sycl_host_half_exp2EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std19sycl_host_half_exp2Ef +_ZN10__host_std19sycl_host_half_log2EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std19sycl_host_half_log2EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std19sycl_host_half_log2EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std19sycl_host_half_log2EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std19sycl_host_half_log2EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std19sycl_host_half_log2EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std19sycl_host_half_log2Ef +_ZN10__host_std19sycl_host_half_powrEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std19sycl_host_half_powrEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std19sycl_host_half_powrEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std19sycl_host_half_powrEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std19sycl_host_half_powrEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std19sycl_host_half_powrEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std19sycl_host_half_powrEff +_ZN10__host_std19sycl_host_half_sqrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std19sycl_host_half_sqrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std19sycl_host_half_sqrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std19sycl_host_half_sqrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std19sycl_host_half_sqrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std19sycl_host_half_sqrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std19sycl_host_half_sqrtEf +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std19sycl_host_nextafterEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std19sycl_host_nextafterEdd +_ZN10__host_std19sycl_host_nextafterEff +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std19sycl_host_normalizeEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std19sycl_host_normalizeEd +_ZN10__host_std19sycl_host_normalizeEf +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std19sycl_host_remainderEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std19sycl_host_remainderEdd +_ZN10__host_std19sycl_host_remainderEff +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std19sycl_host_s_add_satEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std19sycl_host_s_add_satEaa +_ZN10__host_std19sycl_host_s_add_satEii +_ZN10__host_std19sycl_host_s_add_satEll +_ZN10__host_std19sycl_host_s_add_satEss +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIaLi16EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIaLi1EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIaLi2EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIaLi3EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIaLi4EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIaLi8EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIiLi16EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIiLi1EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIiLi2EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIiLi3EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIiLi4EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIiLi8EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIlLi16EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIlLi1EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIlLi2EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIlLi3EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIlLi4EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIlLi8EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIsLi16EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIsLi1EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIsLi2EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIsLi3EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIsLi4EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEN4sycl3_V13vecIsLi8EEES3_S3_ +_ZN10__host_std19sycl_host_s_mad_satEaaa +_ZN10__host_std19sycl_host_s_mad_satEiii +_ZN10__host_std19sycl_host_s_mad_satElll +_ZN10__host_std19sycl_host_s_mad_satEsss +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std19sycl_host_s_sub_satEaa +_ZN10__host_std19sycl_host_s_sub_satEii +_ZN10__host_std19sycl_host_s_sub_satEll +_ZN10__host_std19sycl_host_s_sub_satEss +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std19sycl_host_u_add_satEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std19sycl_host_u_add_satEhh +_ZN10__host_std19sycl_host_u_add_satEjj +_ZN10__host_std19sycl_host_u_add_satEmm +_ZN10__host_std19sycl_host_u_add_satEtt +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIhLi16EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIhLi1EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIhLi2EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIhLi3EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIhLi4EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIhLi8EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIjLi16EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIjLi1EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIjLi2EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIjLi3EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIjLi4EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecIjLi8EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecImLi16EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecImLi1EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecImLi2EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecImLi3EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecImLi4EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecImLi8EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecItLi16EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecItLi1EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecItLi2EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecItLi3EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecItLi4EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEN4sycl3_V13vecItLi8EEES3_S3_ +_ZN10__host_std19sycl_host_u_mad_satEhhh +_ZN10__host_std19sycl_host_u_mad_satEjjj +_ZN10__host_std19sycl_host_u_mad_satEmmm +_ZN10__host_std19sycl_host_u_mad_satEttt +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std19sycl_host_u_sub_satEhh +_ZN10__host_std19sycl_host_u_sub_satEjj +_ZN10__host_std19sycl_host_u_sub_satEmm +_ZN10__host_std19sycl_host_u_sub_satEtt +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIdLi16EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIdLi1EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIdLi2EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIdLi3EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIdLi4EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIdLi8EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_SignBitSetEN4sycl3_V16detail9half_impl4halfE +_ZN10__host_std20sycl_host_SignBitSetEd +_ZN10__host_std20sycl_host_SignBitSetEf +_ZN10__host_std20sycl_host_half_exp10EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_half_exp10EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_half_exp10EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_half_exp10EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_half_exp10EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_half_exp10EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_half_exp10Ef +_ZN10__host_std20sycl_host_half_log10EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_half_log10EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_half_log10EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_half_log10EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_half_log10EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_half_log10EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_half_log10Ef +_ZN10__host_std20sycl_host_half_recipEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_half_recipEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_half_recipEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_half_recipEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_half_recipEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_half_recipEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_half_recipEf +_ZN10__host_std20sycl_host_half_rsqrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_half_rsqrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_half_rsqrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_half_rsqrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_half_rsqrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_half_rsqrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_half_rsqrtEf +_ZN10__host_std20sycl_host_native_cosEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_native_cosEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_native_cosEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_native_cosEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_native_cosEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_native_cosEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_native_cosEf +_ZN10__host_std20sycl_host_native_expEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_native_expEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_native_expEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_native_expEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_native_expEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_native_expEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_native_expEf +_ZN10__host_std20sycl_host_native_logEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_native_logEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_native_logEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_native_logEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_native_logEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_native_logEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_native_logEf +_ZN10__host_std20sycl_host_native_sinEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_native_sinEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_native_sinEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_native_sinEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_native_sinEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_native_sinEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_native_sinEf +_ZN10__host_std20sycl_host_native_tanEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std20sycl_host_native_tanEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std20sycl_host_native_tanEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std20sycl_host_native_tanEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std20sycl_host_native_tanEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std20sycl_host_native_tanEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std20sycl_host_native_tanEf +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIaLi16EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIaLi1EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIaLi2EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIaLi3EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIaLi4EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIaLi8EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIiLi16EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIiLi1EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIiLi2EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIiLi3EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIiLi4EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIiLi8EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIlLi16EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIlLi1EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIlLi2EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIlLi3EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIlLi4EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIlLi8EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIsLi16EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIsLi1EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIsLi2EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIsLi3EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIsLi4EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEN4sycl3_V13vecIsLi8EEES3_ +_ZN10__host_std20sycl_host_s_abs_diffEaa +_ZN10__host_std20sycl_host_s_abs_diffEii +_ZN10__host_std20sycl_host_s_abs_diffEll +_ZN10__host_std20sycl_host_s_abs_diffEss +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIaLi16EEENS2_IhLi16EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIaLi1EEENS2_IhLi1EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIaLi2EEENS2_IhLi2EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIaLi3EEENS2_IhLi3EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIaLi4EEENS2_IhLi4EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIaLi8EEENS2_IhLi8EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIiLi16EEENS2_IjLi16EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIiLi1EEENS2_IjLi1EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIiLi2EEENS2_IjLi2EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIiLi3EEENS2_IjLi3EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIiLi4EEENS2_IjLi4EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIiLi8EEENS2_IjLi8EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIsLi16EEENS2_ItLi16EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIsLi1EEENS2_ItLi1EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIsLi2EEENS2_ItLi2EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIsLi3EEENS2_ItLi3EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIsLi4EEENS2_ItLi4EEE +_ZN10__host_std20sycl_host_s_upsampleEN4sycl3_V13vecIsLi8EEENS2_ItLi8EEE +_ZN10__host_std20sycl_host_s_upsampleEah +_ZN10__host_std20sycl_host_s_upsampleEij +_ZN10__host_std20sycl_host_s_upsampleEst +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIdLi16EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIdLi1EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIdLi2EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIdLi3EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIdLi4EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIdLi8EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIfLi16EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIfLi1EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIfLi2EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIfLi3EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIfLi4EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V13vecIfLi8EEES3_S3_ +_ZN10__host_std20sycl_host_smoothstepEN4sycl3_V16detail9half_impl4halfES4_S4_ +_ZN10__host_std20sycl_host_smoothstepEddd +_ZN10__host_std20sycl_host_smoothstepEfff +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecImLi16EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecImLi1EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecImLi2EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecImLi3EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecImLi4EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecImLi8EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std20sycl_host_u_abs_diffEhh +_ZN10__host_std20sycl_host_u_abs_diffEjj +_ZN10__host_std20sycl_host_u_abs_diffEmm +_ZN10__host_std20sycl_host_u_abs_diffEtt +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIhLi16EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIhLi1EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIhLi2EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIhLi3EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIhLi4EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIhLi8EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIjLi16EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIjLi1EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIjLi2EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIjLi3EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIjLi4EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecIjLi8EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecItLi16EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecItLi1EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecItLi2EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecItLi3EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecItLi4EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEN4sycl3_V13vecItLi8EEES3_ +_ZN10__host_std20sycl_host_u_upsampleEhh +_ZN10__host_std20sycl_host_u_upsampleEjj +_ZN10__host_std20sycl_host_u_upsampleEtt +_ZN10__host_std21sycl_host_fast_lengthEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std21sycl_host_fast_lengthEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std21sycl_host_fast_lengthEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std21sycl_host_fast_lengthEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std21sycl_host_fast_lengthEf +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std21sycl_host_fmax_commonEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std21sycl_host_fmax_commonEdd +_ZN10__host_std21sycl_host_fmax_commonEff +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std21sycl_host_fmin_commonEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std21sycl_host_fmin_commonEdd +_ZN10__host_std21sycl_host_fmin_commonEff +_ZN10__host_std21sycl_host_half_divideEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std21sycl_host_half_divideEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std21sycl_host_half_divideEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std21sycl_host_half_divideEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std21sycl_host_half_divideEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std21sycl_host_half_divideEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std21sycl_host_half_divideEff +_ZN10__host_std21sycl_host_native_exp2EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std21sycl_host_native_exp2EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std21sycl_host_native_exp2EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std21sycl_host_native_exp2EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std21sycl_host_native_exp2EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std21sycl_host_native_exp2EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std21sycl_host_native_exp2Ef +_ZN10__host_std21sycl_host_native_log2EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std21sycl_host_native_log2EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std21sycl_host_native_log2EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std21sycl_host_native_log2EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std21sycl_host_native_log2EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std21sycl_host_native_log2EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std21sycl_host_native_log2Ef +_ZN10__host_std21sycl_host_native_powrEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std21sycl_host_native_powrEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std21sycl_host_native_powrEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std21sycl_host_native_powrEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std21sycl_host_native_powrEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std21sycl_host_native_powrEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std21sycl_host_native_powrEff +_ZN10__host_std21sycl_host_native_sqrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std21sycl_host_native_sqrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std21sycl_host_native_sqrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std21sycl_host_native_sqrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std21sycl_host_native_sqrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std21sycl_host_native_sqrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std21sycl_host_native_sqrtEf +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std22sycl_host_FOrdLessThanEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std22sycl_host_FOrdLessThanEdd +_ZN10__host_std22sycl_host_FOrdLessThanEff +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std22sycl_host_FOrdNotEqualEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std22sycl_host_FOrdNotEqualEdd +_ZN10__host_std22sycl_host_FOrdNotEqualEff +_ZN10__host_std22sycl_host_native_exp10EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std22sycl_host_native_exp10EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std22sycl_host_native_exp10EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std22sycl_host_native_exp10EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std22sycl_host_native_exp10EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std22sycl_host_native_exp10EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std22sycl_host_native_exp10Ef +_ZN10__host_std22sycl_host_native_log10EN4sycl3_V13vecIfLi16EEE +_ZN10__host_std22sycl_host_native_log10EN4sycl3_V13vecIfLi1EEE +_ZN10__host_std22sycl_host_native_log10EN4sycl3_V13vecIfLi2EEE +_ZN10__host_std22sycl_host_native_log10EN4sycl3_V13vecIfLi3EEE +_ZN10__host_std22sycl_host_native_log10EN4sycl3_V13vecIfLi4EEE +_ZN10__host_std22sycl_host_native_log10EN4sycl3_V13vecIfLi8EEE +_ZN10__host_std22sycl_host_native_log10Ef +_ZN10__host_std22sycl_host_native_recipEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std22sycl_host_native_recipEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std22sycl_host_native_recipEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std22sycl_host_native_recipEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std22sycl_host_native_recipEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std22sycl_host_native_recipEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std22sycl_host_native_recipEf +_ZN10__host_std22sycl_host_native_rsqrtEN4sycl3_V13vecIfLi16EEE +_ZN10__host_std22sycl_host_native_rsqrtEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std22sycl_host_native_rsqrtEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std22sycl_host_native_rsqrtEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std22sycl_host_native_rsqrtEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std22sycl_host_native_rsqrtEN4sycl3_V13vecIfLi8EEE +_ZN10__host_std22sycl_host_native_rsqrtEf +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std23sycl_host_LessOrGreaterEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std23sycl_host_LessOrGreaterEdd +_ZN10__host_std23sycl_host_LessOrGreaterEff +_ZN10__host_std23sycl_host_fast_distanceEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std23sycl_host_fast_distanceEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std23sycl_host_fast_distanceEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std23sycl_host_fast_distanceEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std23sycl_host_fast_distanceEff +_ZN10__host_std23sycl_host_native_divideEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std23sycl_host_native_divideEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std23sycl_host_native_divideEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std23sycl_host_native_divideEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std23sycl_host_native_divideEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std23sycl_host_native_divideEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std23sycl_host_native_divideEff +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std24sycl_host_FUnordNotEqualEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std24sycl_host_FUnordNotEqualEdd +_ZN10__host_std24sycl_host_FUnordNotEqualEff +_ZN10__host_std24sycl_host_fast_normalizeEN4sycl3_V13vecIfLi1EEE +_ZN10__host_std24sycl_host_fast_normalizeEN4sycl3_V13vecIfLi2EEE +_ZN10__host_std24sycl_host_fast_normalizeEN4sycl3_V13vecIfLi3EEE +_ZN10__host_std24sycl_host_fast_normalizeEN4sycl3_V13vecIfLi4EEE +_ZN10__host_std24sycl_host_fast_normalizeEf +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std25sycl_host_FOrdGreaterThanEdd +_ZN10__host_std25sycl_host_FOrdGreaterThanEff +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std27sycl_host_FOrdLessThanEqualEdd +_ZN10__host_std27sycl_host_FOrdLessThanEqualEff +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIdLi16EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIdLi1EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIdLi2EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIdLi3EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIdLi4EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIdLi8EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIfLi16EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIfLi1EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIfLi2EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIfLi3EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIfLi4EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V13vecIfLi8EEES3_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEN4sycl3_V16detail9half_impl4halfES4_ +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEdd +_ZN10__host_std30sycl_host_FOrdGreaterThanEqualEff _ZN10__host_std8__vIsInfEN4sycl3_V16detail9half_impl4halfE _ZN10__host_std8__vIsInfEd _ZN10__host_std8__vIsInfEf _ZN10__host_std8__vIsNanEN4sycl3_V16detail9half_impl4halfE _ZN10__host_std8__vIsNanEd _ZN10__host_std8__vIsNanEf -_ZN10__host_std8copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std8copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std8copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std8copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std8copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std8copysignEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std8copysignEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std8copysignEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std8copysignEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std8copysignEdd -_ZN10__host_std8copysignEff -_ZN10__host_std8distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std8distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std8distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std8distanceEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std8distanceEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std8distanceEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std8distanceEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std8distanceEdd -_ZN10__host_std8distanceEff -_ZN10__host_std8half_cosEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8half_cosEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8half_cosEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8half_cosEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8half_cosEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8half_cosEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8half_cosEf -_ZN10__host_std8half_expEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8half_expEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8half_expEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8half_expEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8half_expEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8half_expEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8half_expEf -_ZN10__host_std8half_logEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8half_logEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8half_logEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8half_logEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8half_logEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8half_logEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8half_logEf -_ZN10__host_std8half_sinEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8half_sinEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8half_sinEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8half_sinEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8half_sinEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8half_sinEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8half_sinEf -_ZN10__host_std8half_tanEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std8half_tanEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std8half_tanEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std8half_tanEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std8half_tanEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std8half_tanEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std8half_tanEf -_ZN10__host_std8lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEEPNS2_IiLi16EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEEPNS2_IiLi1EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEEPNS2_IiLi2EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEEPNS2_IiLi3EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEEPNS2_IiLi4EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEEPNS2_IiLi8EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIdLi16EEEPNS2_IiLi16EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIdLi1EEEPNS2_IiLi1EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIdLi2EEEPNS2_IiLi2EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIdLi3EEEPNS2_IiLi3EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIdLi4EEEPNS2_IiLi4EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIdLi8EEEPNS2_IiLi8EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIfLi16EEEPNS2_IiLi16EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIfLi1EEEPNS2_IiLi1EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIfLi2EEEPNS2_IiLi2EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIfLi3EEEPNS2_IiLi3EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIfLi4EEEPNS2_IiLi4EEE -_ZN10__host_std8lgamma_rEN4sycl3_V13vecIfLi8EEEPNS2_IiLi8EEE -_ZN10__host_std8lgamma_rEN4sycl3_V16detail9half_impl4halfEPi -_ZN10__host_std8lgamma_rEdPi -_ZN10__host_std8lgamma_rEfPi -_ZN10__host_std8popcountEN4sycl3_V13vecIaLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIaLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIaLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIaLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIaLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIaLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIhLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIhLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIhLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIhLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIhLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIhLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIiLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIiLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIiLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIiLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIiLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIiLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIjLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIjLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIjLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIjLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIjLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIjLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIlLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIlLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIlLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIlLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIlLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIlLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecImLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecImLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecImLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecImLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecImLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecImLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIsLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIsLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIsLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIsLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIsLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecIsLi8EEE -_ZN10__host_std8popcountEN4sycl3_V13vecItLi16EEE -_ZN10__host_std8popcountEN4sycl3_V13vecItLi1EEE -_ZN10__host_std8popcountEN4sycl3_V13vecItLi2EEE -_ZN10__host_std8popcountEN4sycl3_V13vecItLi3EEE -_ZN10__host_std8popcountEN4sycl3_V13vecItLi4EEE -_ZN10__host_std8popcountEN4sycl3_V13vecItLi8EEE -_ZN10__host_std8popcountEa -_ZN10__host_std8popcountEh -_ZN10__host_std8popcountEi -_ZN10__host_std8popcountEj -_ZN10__host_std8popcountEl -_ZN10__host_std8popcountEm -_ZN10__host_std8popcountEs -_ZN10__host_std8popcountEt -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIaLi16EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIaLi1EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIaLi2EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIaLi3EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIaLi4EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIaLi8EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIiLi16EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIiLi1EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIiLi2EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIiLi3EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIiLi4EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIiLi8EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIlLi16EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIlLi1EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIlLi2EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIlLi3EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIlLi4EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIlLi8EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIsLi16EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIsLi1EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIsLi2EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIsLi3EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIsLi4EEES3_S3_ -_ZN10__host_std8s_mad_hiEN4sycl3_V13vecIsLi8EEES3_S3_ -_ZN10__host_std8s_mad_hiEaaa -_ZN10__host_std8s_mad_hiEiii -_ZN10__host_std8s_mad_hiElll -_ZN10__host_std8s_mad_hiEsss -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std8s_mul_hiEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std8s_mul_hiEaa -_ZN10__host_std8s_mul_hiEii -_ZN10__host_std8s_mul_hiEll -_ZN10__host_std8s_mul_hiEss -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIhLi16EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIhLi1EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIhLi2EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIhLi3EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIhLi4EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIhLi8EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIjLi16EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIjLi1EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIjLi2EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIjLi3EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIjLi4EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecIjLi8EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecImLi16EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecImLi1EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecImLi2EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecImLi3EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecImLi4EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecImLi8EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecItLi16EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecItLi1EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecItLi2EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecItLi3EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecItLi4EEES3_S3_ -_ZN10__host_std8u_mad_hiEN4sycl3_V13vecItLi8EEES3_S3_ -_ZN10__host_std8u_mad_hiEhhh -_ZN10__host_std8u_mad_hiEjjj -_ZN10__host_std8u_mad_hiEmmm -_ZN10__host_std8u_mad_hiEttt -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std8u_mul_hiEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std8u_mul_hiEhh -_ZN10__host_std8u_mul_hiEjj -_ZN10__host_std8u_mul_hiEmm -_ZN10__host_std8u_mul_hiEtt -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std9FOrdEqualEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std9FOrdEqualEdd -_ZN10__host_std9FOrdEqualEff -_ZN10__host_std9UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std9UnorderedEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std9UnorderedEdd -_ZN10__host_std9UnorderedEff -_ZN10__host_std9bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_S6_ -_ZN10__host_std9bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_S6_ -_ZN10__host_std9bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_S6_ -_ZN10__host_std9bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_S6_ -_ZN10__host_std9bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_S6_ -_ZN10__host_std9bitselectEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_S6_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIaLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIaLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIaLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIaLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIaLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIaLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIdLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIdLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIdLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIdLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIdLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIdLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIfLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIfLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIfLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIfLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIfLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIfLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIhLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIhLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIhLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIhLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIhLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIhLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIiLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIiLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIiLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIiLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIiLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIiLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIjLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIjLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIjLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIjLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIjLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIjLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIlLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIlLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIlLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIlLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIlLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIlLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecImLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecImLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecImLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecImLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecImLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecImLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIsLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIsLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIsLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIsLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIsLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecIsLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecItLi16EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecItLi1EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecItLi2EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecItLi3EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecItLi4EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V13vecItLi8EEES3_S3_ -_ZN10__host_std9bitselectEN4sycl3_V16detail9half_impl4halfES4_S4_ -_ZN10__host_std9bitselectEaaa -_ZN10__host_std9bitselectEddd -_ZN10__host_std9bitselectEfff -_ZN10__host_std9bitselectEhhh -_ZN10__host_std9bitselectEiii -_ZN10__host_std9bitselectEjjj -_ZN10__host_std9bitselectElll -_ZN10__host_std9bitselectEmmm -_ZN10__host_std9bitselectEsss -_ZN10__host_std9bitselectEttt -_ZN10__host_std9half_exp2EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std9half_exp2EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std9half_exp2EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std9half_exp2EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std9half_exp2EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std9half_exp2EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std9half_exp2Ef -_ZN10__host_std9half_log2EN4sycl3_V13vecIfLi16EEE -_ZN10__host_std9half_log2EN4sycl3_V13vecIfLi1EEE -_ZN10__host_std9half_log2EN4sycl3_V13vecIfLi2EEE -_ZN10__host_std9half_log2EN4sycl3_V13vecIfLi3EEE -_ZN10__host_std9half_log2EN4sycl3_V13vecIfLi4EEE -_ZN10__host_std9half_log2EN4sycl3_V13vecIfLi8EEE -_ZN10__host_std9half_log2Ef -_ZN10__host_std9half_powrEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std9half_powrEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std9half_powrEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std9half_powrEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std9half_powrEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std9half_powrEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std9half_powrEff -_ZN10__host_std9half_sqrtEN4sycl3_V13vecIfLi16EEE -_ZN10__host_std9half_sqrtEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std9half_sqrtEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std9half_sqrtEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std9half_sqrtEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std9half_sqrtEN4sycl3_V13vecIfLi8EEE -_ZN10__host_std9half_sqrtEf -_ZN10__host_std9nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std9nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std9nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std9nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std9nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std9nextafterEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std9nextafterEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std9nextafterEdd -_ZN10__host_std9nextafterEff -_ZN10__host_std9normalizeEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIdLi1EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIdLi2EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIdLi3EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIdLi4EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIfLi1EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIfLi2EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIfLi3EEE -_ZN10__host_std9normalizeEN4sycl3_V13vecIfLi4EEE -_ZN10__host_std9normalizeEN4sycl3_V16detail9half_impl4halfE -_ZN10__host_std9normalizeEd -_ZN10__host_std9normalizeEf -_ZN10__host_std9remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi16EEES6_ -_ZN10__host_std9remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi1EEES6_ -_ZN10__host_std9remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi2EEES6_ -_ZN10__host_std9remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi3EEES6_ -_ZN10__host_std9remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi4EEES6_ -_ZN10__host_std9remainderEN4sycl3_V13vecINS1_6detail9half_impl4halfELi8EEES6_ -_ZN10__host_std9remainderEN4sycl3_V13vecIdLi16EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIdLi1EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIdLi2EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIdLi3EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIdLi4EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIdLi8EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIfLi16EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIfLi1EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIfLi2EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIfLi3EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIfLi4EEES3_ -_ZN10__host_std9remainderEN4sycl3_V13vecIfLi8EEES3_ -_ZN10__host_std9remainderEN4sycl3_V16detail9half_impl4halfES4_ -_ZN10__host_std9remainderEdd -_ZN10__host_std9remainderEff -_ZN10__host_std9s_add_satEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std9s_add_satEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std9s_add_satEaa -_ZN10__host_std9s_add_satEii -_ZN10__host_std9s_add_satEll -_ZN10__host_std9s_add_satEss -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIaLi16EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIaLi1EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIaLi2EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIaLi3EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIaLi4EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIaLi8EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIiLi16EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIiLi1EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIiLi2EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIiLi3EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIiLi4EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIiLi8EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIlLi16EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIlLi1EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIlLi2EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIlLi3EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIlLi4EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIlLi8EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIsLi16EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIsLi1EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIsLi2EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIsLi3EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIsLi4EEES3_S3_ -_ZN10__host_std9s_mad_satEN4sycl3_V13vecIsLi8EEES3_S3_ -_ZN10__host_std9s_mad_satEaaa -_ZN10__host_std9s_mad_satEiii -_ZN10__host_std9s_mad_satElll -_ZN10__host_std9s_mad_satEsss -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIaLi16EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIaLi1EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIaLi2EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIaLi3EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIaLi4EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIaLi8EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIiLi16EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIiLi1EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIiLi2EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIiLi3EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIiLi4EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIiLi8EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIlLi16EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIlLi1EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIlLi2EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIlLi3EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIlLi4EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIlLi8EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIsLi16EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIsLi1EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIsLi2EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIsLi3EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIsLi4EEES3_ -_ZN10__host_std9s_sub_satEN4sycl3_V13vecIsLi8EEES3_ -_ZN10__host_std9s_sub_satEaa -_ZN10__host_std9s_sub_satEii -_ZN10__host_std9s_sub_satEll -_ZN10__host_std9s_sub_satEss -_ZN10__host_std9u_add_satEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std9u_add_satEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std9u_add_satEhh -_ZN10__host_std9u_add_satEjj -_ZN10__host_std9u_add_satEmm -_ZN10__host_std9u_add_satEtt -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIhLi16EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIhLi1EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIhLi2EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIhLi3EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIhLi4EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIhLi8EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIjLi16EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIjLi1EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIjLi2EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIjLi3EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIjLi4EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecIjLi8EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecImLi16EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecImLi1EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecImLi2EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecImLi3EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecImLi4EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecImLi8EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecItLi16EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecItLi1EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecItLi2EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecItLi3EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecItLi4EEES3_S3_ -_ZN10__host_std9u_mad_satEN4sycl3_V13vecItLi8EEES3_S3_ -_ZN10__host_std9u_mad_satEhhh -_ZN10__host_std9u_mad_satEjjj -_ZN10__host_std9u_mad_satEmmm -_ZN10__host_std9u_mad_satEttt -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIhLi16EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIhLi1EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIhLi2EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIhLi3EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIhLi4EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIhLi8EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIjLi16EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIjLi1EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIjLi2EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIjLi3EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIjLi4EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecIjLi8EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecImLi16EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecImLi1EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecImLi2EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecImLi3EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecImLi4EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecImLi8EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecItLi16EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecItLi1EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecItLi2EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecItLi3EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecItLi4EEES3_ -_ZN10__host_std9u_sub_satEN4sycl3_V13vecItLi8EEES3_ -_ZN10__host_std9u_sub_satEhh -_ZN10__host_std9u_sub_satEjj -_ZN10__host_std9u_sub_satEmm -_ZN10__host_std9u_sub_satEtt _ZN4sycl3_V111malloc_hostEmRKNS0_5queueERKNS0_13property_listERKNS0_6detail13code_locationE _ZN4sycl3_V111malloc_hostEmRKNS0_5queueERKNS0_6detail13code_locationE _ZN4sycl3_V111malloc_hostEmRKNS0_7contextERKNS0_13property_listERKNS0_6detail13code_locationE diff --git a/sycl/test/regression/host_builtins_gcc.cpp b/sycl/test/regression/host_builtins_gcc.cpp new file mode 100644 index 0000000000000..98ee4638be181 --- /dev/null +++ b/sycl/test/regression/host_builtins_gcc.cpp @@ -0,0 +1,130 @@ +// RUN: %clangxx -fsycl -std=c++17 %s -o %t_clang_host.out +// RUN: %clangxx -fsycl -std=c++17 -fsycl-host-compiler=g++ -fsycl-host-compiler-options="-std=c++17" %s -o %t_gcc_host.out +// expected-no-diagnostics +// +// REQUIRES: linux +// +// Tests that using gcc as the host compiler correctly compiles SYCL builtins on +// host. + +#include +#include + +#define TEST_CASE_1(OP, IN, OUT_TY) \ + static_assert(std::is_same_v, \ + "Failed for " #OP "/" #IN "/" #OUT_TY); \ + sycl::OP(IN); + +#define TEST_CASE_2(OP, IN1, IN2, OUT_TY) \ + static_assert(std::is_same_v, \ + "Failed for " #OP "/" #IN1 "/" #IN2 "/" #OUT_TY); \ + sycl::OP(IN1, IN2); + +#define TEST_CASE_3(OP, IN1, IN2, IN3, OUT_TY) \ + static_assert(std::is_same_v, \ + "Failed for " #OP "/" #IN1 "/" #IN2 "/" #IN3 "/" #OUT_TY); \ + sycl::OP(IN1, IN2, IN3); + +#define TEST_CASES_F1(OP) \ + { \ + sycl::half h; \ + float f; \ + double d; \ + TEST_CASE_1(OP, h, sycl::half) \ + TEST_CASE_1(OP, f, float) \ + TEST_CASE_1(OP, d, double) \ + } + +#define TEST_CASES_F2(OP) \ + { \ + sycl::half h; \ + float f; \ + double d; \ + TEST_CASE_2(OP, h, h, sycl::half) \ + TEST_CASE_2(OP, f, f, float) \ + TEST_CASE_2(OP, d, d, double) \ + } + +#define TEST_CASES_F1IP1(OP) \ + { \ + sycl::half h; \ + float f; \ + double d; \ + int *ip = nullptr; \ + TEST_CASE_2(OP, h, sycl::private_ptr{ip}, sycl::half) \ + TEST_CASE_2(OP, f, sycl::private_ptr{ip}, float) \ + TEST_CASE_2(OP, d, sycl::private_ptr{ip}, double) \ + } + +#define TEST_CASES_F1FP1(OP) \ + { \ + sycl::half h; \ + float f; \ + double d; \ + TEST_CASE_2(OP, h, sycl::private_ptr{&h}, sycl::half) \ + TEST_CASE_2(OP, f, sycl::private_ptr{&f}, float) \ + TEST_CASE_2(OP, d, sycl::private_ptr{&d}, double) \ + } + +#define TEST_CASES_F2IP1(OP) \ + { \ + sycl::half h; \ + float f; \ + double d; \ + int *ip = nullptr; \ + TEST_CASE_3(OP, h, h, sycl::private_ptr{ip}, sycl::half) \ + TEST_CASE_3(OP, f, f, sycl::private_ptr{ip}, float) \ + TEST_CASE_3(OP, d, d, sycl::private_ptr{ip}, double) \ + } + +int main() { + TEST_CASES_F1(cos) + TEST_CASES_F1(sin) + TEST_CASES_F1(tan) + TEST_CASES_F1(acos) + TEST_CASES_F1(asin) + TEST_CASES_F1(atan) + TEST_CASES_F2(atan2) + TEST_CASES_F1(cosh) + TEST_CASES_F1(sinh) + TEST_CASES_F1(tanh) + TEST_CASES_F1(acosh) + TEST_CASES_F1(asinh) + TEST_CASES_F1(atanh) + TEST_CASES_F1(exp) + TEST_CASES_F1(exp2) + TEST_CASES_F1IP1(frexp) + TEST_CASES_F1(expm1) + TEST_CASES_F1(log) + TEST_CASES_F1(log2) + TEST_CASES_F1(log10) + TEST_CASES_F1FP1(modf) + TEST_CASES_F2(pow) + TEST_CASES_F1(sqrt) + TEST_CASES_F1(cbrt) + TEST_CASES_F2(hypot) + TEST_CASES_F1(erf) + TEST_CASES_F1(erfc) + TEST_CASES_F1(tgamma) + TEST_CASES_F1(lgamma) + TEST_CASES_F1(ceil) + TEST_CASES_F1(floor) + TEST_CASES_F2(fmod) + TEST_CASES_F1(trunc) + TEST_CASES_F1(round) + TEST_CASES_F1(rint) + TEST_CASES_F2(remainder) + TEST_CASES_F2IP1(remquo) + TEST_CASES_F2(copysign) + TEST_CASES_F2(nextafter) + TEST_CASES_F2(fdim) + TEST_CASES_F2(fmax) + TEST_CASES_F2(fmin) + + unsigned int i; + unsigned long l; + TEST_CASE_1(nan, i, float) + TEST_CASE_1(nan, l, double) + + return 0; +}