

FAYE ZHANG

Email: zhan1518@umn.edu Tel: 612-5161274
Address: 1512 Vista Club Circle, Apt 202, Santa Clara,
CA, 95054

Please click for my portfolio <https://intelj711.github.io/allAboutMe/allAboutMe.html>

I'm expecting a Front End Developer position with this portfolio. Though I'm a product validation engineer by day, I have never lose the passion to the power of creation and visualization. Experience of JAVA API and C++ API development guides me to an awareness that programming is art and it is the tool that make brilliant ideas to be seen, to be implemented and to be improved. Also programming experience gives me strong confidence that I can improve and enjoy new work rapidly. Please share an opportunity with me to join in and begin my career journey.

PROFICIENCIES

- JavaScript/CSS/HTML, React-Redux, ES6, jQuery, NodeJS, AngularJS, Bootstrap, Java, C++

EDUCATION

Bachelor of Science Electrical Engineering UNIVERSITY OF MINNESOTA-TWIN CITIES Jul, 2010 – May, 2012
Master of Science Electrical Engineering UNIVERSITY OF MINNESOTA-TWIN CITIES SEP, 2012 – May, 2014

EXPERIENCE

SENIOR PRODUCT AND APPLICATION ENGINEER (SAN JOSE, CA) Jan, 2015 – Present

- **SK Hynix Memory Solution.** System Department.
- Design, develop, optimize and execute test plans and regression test cases from functional specs of enterprise SSD product.
- Work with team to implement reliability test by creating **JAVA** API to Neosom chamber:
 - o Implement SATA and NVMe interface standard commands, SKHMS vendor unique commands and different workload loop from JAVA level based on Neosom API.
 - o Support hardware and firmware failure analysis on drive level by collecting all detailed log and tracking data.
 - o Test contents includes: Performance across different workload, SMART health monitor, read disturb, write read compare and other test cases added according to FW and HW debugging purpose.
 - o Optimize test scripts for test automation. Complete measurement with huge efficiency improvement and high accuracy.
 - o Be gate keeper of product release based on the result of reliability test of 1-day baseline, 1-week mix workload test with temperature condition changing and voltage margin, and 6-week stress RDT.
- Be responsible of data collecting and reviewing of the mass qualify of Pearl product (SATA) and provided weekly report to customer. Created **Python** and **PowerShell** automation script for data parsing and analyzing. Identifying, analyzing, and documenting any defects discovered during testing. Worked with FW or HW engineer on bugs fixing. Supported further discussion with customer through the whole product mass quality.
- Created **LUA** automation script to measure commands latency and work with FW engineer to get improvement and to meet spec requirement.
- Functional test across multi-machine:
 - o Endurance validation (Ubuntu).
 - o SATA digital compliance test. Implemented LeCroy digital compliance test suite.
 - o POR/SPOR wakeup time measurement.

VALIDATION ENGINEER INTERN (SAN JOSE, CA) Jan, 2014 – Oct. 2014

- **HGST, a West Digital Company.** Preamp Technology & Characterization Team. Validated multichannel front-end preamp performance and characterization on chip level and HDD level.
- Developed automation scripts using TCL with equipment controlled over Ethernet, GPIB, USB Communication;
- Created **TCL automation script with GUI** to measure chip power consumption while toning through multiple register settings. Worked with validation engineer in Fujisawa head quarter on data review.