

PIN	SIGNAL	TYPE	Description	
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.	
2	Not connected	NC	This pin is not connected in J-Link.	
3	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.	
5	J-Link Tx	Output	This pin is used as VCOM Tx (out on J-Link side) in case VCOM functionality of J-Link is enabled. For further information about VCOM, please refer to <i>Virtual COM Port (VCOM)</i> .	
7	SWDIO	I/O	Single bi-directional data pin. A pull-up resistor is required. ARM recommends 100 kOhms.	
9	SWCLK	Output	Clock signal to target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TCK of the target CPU.	
11	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to RTCK, otherwise leave open.	
13	swo	Input	Serial Wire Output trace port. (Optional, not required for SWD communication.)	
15	nRESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET". This signal is an active low signal.	
17	J-Link Rx	Input	This pin is used as VCOM Rx (in on J-Link side) in case VCOM functionality of J-Link is enabled. For further information, please refer to <i>Virtual COM Port (VCOM)</i> .	
19	5V-Supply	Output	This pin can be used to supply power to the target hardware. Older J-Links may not be able to supply power on this pin. For more information about how to enable/disable the power sup-	

ply, please refer to Virtual COM Port (VCOM)

2

3

4

PIN SIGNAL TYPE Description This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the in-1 VTref Input put comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor. SWDIO: (Single) bi-directional data pin. JTAG mode set input SWDIO / I/O / of target CPU. This pin should be pulled up on the target. Typi-**TMS** output cally connected to TMS of the target CPU. SWCLK: Clock signal to target CPU. It is recommended that SWCLK / this pin is pulled to a defined state of the target board. Typi-Output TCK cally connected to TCK of target CPU. JTAG clock signal to target CPU. JTAG data output from target CPU. Typically connected to TDO SWO / of the target CPU. When using SWD, this pin is used as Serial Input TDO Wire Output trace port. (Optional, not required for SWD communication) This pin (normally pin 7) is not existent on the 19-pin JTAG/ SWD and Trace connector. JTAG data input of target CPU.- It is recommended that this pin is pulled to a defined state on the target board. Typical-8 TDI Output | ly connected to TDI of the target CPU. For CPUs which do not provide TDI (SWD-only devices), this pin is not used. J-Link

9 NC (TRST) NC

CONTENTS CONFIDENTIAL AND PROPERTY OF INTERCREATE AND CLIENT

Title Main		INTERCREATE		
Size: A3	Number:	Revision: A	2415 3RD ST. SUITE #232	
Date: 8/13/2024	Time: 3:29:54 PM	Sheet 1 of 1	SAN FRANCISCO CA 94107	
File: Main.SchI	Doc			

7

will ignore the signal on this pin when using SWD.

connected to pin 9 of the Cortex-M adapter.

By default, TRST is not connected, but the Cortex-M Adapter comes with a solder bridge (NR1) which allows TRST to be