

JetsonHacks

Developing for NVIDIA Jetson

HOME

CATEGORIES

ARTICLES

RACECAR/J

RESOURCES

PINOUTS

DONATION

ABOUT / CONTACT

SEARCH ...

HOME > NVIDIA Jetson TX2 J21 Header Pinout

NVIDIA Jetson TX2 J21 Header Pinout

JETSON TX2 HEADER PINOUT

This is the Jetson TX2 J21 GPIO Header Layout. Last updated July 18, 2018
The GPIO numbering is different than the [Jetson TX1 table](#).

Jetson TX2 J21 Header					
Sysfs GPIO	Connector Label	Pin	Pin	Connector Label	Sysfs GPIO
	3.3 VDC Power	1	2	5.0 VDC Power	
	SDA1 General I2C Data 3.3.V, I2C Bus 1	3	4	5.0 VDC Power	
	SCL1 General I2C Clock 3.3.V, I2C Bus 1	5	6	GND	
gpio396	GPIO_GCLK Audio Master Clock (1.8/3.3.V)	7	8	TXD0 UART #0 Transmit	
	GND	9	10	RXD0 UART #0 Receive	
gpio466	GPIO_GEN0 UART #0 Request to Send	11	12	GPIO_GEN1 Audio I2S #0 Clock	gpio392
gpio397	GPIO_GEN2 Audio Code Interrupt	13	14	GND	
gpio255	GPIO_GEN3 From GPIO Expander (P17)	15	16	GPIO_GEN4 Unused	gpio296

DISCLAIMER

Some links here have an affiliate code. If you purchase through these links I will receive a small commission at no additional cost to you. Thank you!


[Here's the JetsonHacks Amazon Store](#)

[NVIDIA Jetson Store](#)

As an Amazon Associate I earn from qualifying purchases.

DONATE

[Donate for mo' better content](#)




JETSONHACKS ON YOUTUBE

RECENT ARTICLES

NVIDIA Jetson AGX Orin
November 20, 2021

	3.3 VDC <i>Power</i>	17	18	GPIO_GEN5 <i>Modem Wake AP GPIO</i>	gpio481
gpio429	SPI_MOSI <i>SPI #1 Master Out/Slave In</i>	19	20	GND	
gpio428	SPI1_MISO <i>SPI #1 Master In/Slave Out</i>	21	22	GPIO_GEN6 <i>From GPIO Epander (P16)</i>	gpio254
gpio427	SPI_SCLK <i>SPI #1 Shift Clock</i>	23	24	SPI_CE0_N <i>SPI Chip Select #0</i>	gpio430
	GND	25	26	SPI_CE1_N <i>SPI #1 Chip Select #1</i>	
	ID_SD <i>General I2C #1 Data (3.3V), I2C Bus 0</i>	27	28	ID_SC <i>General I2C #1 Clock (3.3V), I2C Bus 0</i>	
gpio398	GPIO5 <i>Audio Reset (1.8/3.3V)</i>	29	30	GND	
gpio298	GPIO6 <i>Motion Interrupt (3.3V)</i>	31	32	GPIO12 <i>Unused</i>	gpio297
gpio389	GPIO13 <i>AP Wake Bt GPIO</i>	33	34	GND	
gpio395	GPIO19 <i>AUDIO I2S #0 Left/Right Clock</i>	35	36	GPIO16 <i>UART #0 Clear to Send</i>	gpio467
gpio388	GPIO26 <i>(3.3V)</i>	37	38	GPIO20 <i>Audio I2S #0 Data in</i>	gpio394
	GND	39	40	GPIO21 <i>Audio I2S #0 Data in</i>	gpio393



NVIDIA Jetson TX1/TX2 J21 Header

- GStreamer Inspector GUI
November 8, 2021
- Wi-Fi Hotspot Setup – NVIDIA Jetson Developer Kits
October 5, 2021
- More Fall Cleaning, 2021
September 20, 2021
- Fall Cleaning Repositories, 2021
September 8, 2021
- Ubuntu Package Lists – NVIDIA Jetson
September 1, 2021

CATEGORIES

Select Category

ARCHIVES

Select Month

META

- Register
- Log in
- Entries feed
- Comments feed
- WordPress.org

Note: The arrow on the circuit board points to pin 1. Pin 2 is behind pin 1 in the picture.

The I2C bus numbers are swapped in comparison to the Jetson TX1.

I2C Bus 0 address 0x0040-0x0043 are the INA3221x power monitors.

Here is a spreadsheet which maps the J21 signals back through the carrier board, to the module, and to the Tegra chip itself:

[Google Doc Spreadsheet](#)

[Jetson TX2 GPIO mapping \(link to .xlsx spreadsheet\)](#)

[ABOUT](#)

[CONTACT US](#)

[PRIVACY POLICY](#)

[SITEMAP](#)

Copyright © JetsonHacks 2014-2021