```
挺的博客 2019-05-02 11:25:28 ● 4523 ◆ 收藏 15
                                                                                                              版权
      分类专栏: 嵌入式硬件 文章标签: Jetson-TX2
       嵌入式硬件 专栏收录该内容
                                                                                        0 订阅
                                                                                                9 篇文章
                                                                                                            订阅专
                                                                                                             栏
Jetson-TX2中引脚总共有两个group,分别是main和aon参见tegra186-gpio.h,分别是320和256,具体的计算公式如下:
group+ (port * 8 + pin)
tegra186-gpio.h文件:
  1 /* GPIOs implemented by main GPIO controller */
     #define TEGRA_MAIN_GPIO_PORT_A 0
     #define TEGRA_MAIN_GPIO_PORT_B 1
     #define TEGRA MAIN GPIO PORT C 2
     #define TEGRA_MAIN_GPIO_PORT_D 3
     #define TEGRA MAIN GPIO PORT E 4
     #define TEGRA MAIN GPIO PORT F 5
     #define TEGRA MAIN GPIO PORT G 6
     #define TEGRA_MAIN_GPIO_PORT_H 7
  10
     #define TEGRA_MAIN_GPIO_PORT_I 8
     #define TEGRA_MAIN_GPIO_PORT_J 9
 11
 12
     #define TEGRA_MAIN_GPIO_PORT_K 10
 13
     #define TEGRA MAIN GPIO PORT L 11
     #define TEGRA MAIN GPIO PORT M 12
     #define TEGRA MAIN GPIO PORT N 13
 15
     #define TEGRA MAIN GPIO PORT 0 14
 17
     #define TEGRA_MAIN_GPIO_PORT_P 15
  18
     #define TEGRA_MAIN_GPIO_PORT_Q 16
 19
     #define TEGRA_MAIN_GPIO_PORT_R 17
  20
     #define TEGRA_MAIN_GPIO_PORT_T 18
     #define TEGRA MAIN GPIO PORT X 19
     #define TEGRA MAIN GPIO PORT Y 20
  23
     #define TEGRA MAIN GPIO PORT BB 21
  24
     #define TEGRA_MAIN_GPIO_PORT_CC 22
  25
     #define TEGRA_MAIN_GPIO_PORT_DD 23
     #define TEGRA_MAIN_GPIO(port, offset) \
  27
     ((TEGRA_MAIN_GPIO_PORT_##port * 8) + offset)
  28
      /* GPIOs implemented by AON GPIO controller */
  30
     #define TEGRA AON GPIO PORT S 0
     #define TEGRA AON GPIO PORT U 1
  31
  32
     #define TEGRA_AON_GPIO_PORT_V 2
     #define TEGRA_AON_GPIO_PORT_W 3
 33
 34
     #define TEGRA_AON_GPIO_PORT_Z 4
     #define TEGRA AON GPIO PORT AA 5
     #define TEGRA AON GPIO PORT EE 6
  37
     #define TEGRA AON GPIO PORT FF 7
  38
  39
     #define TEGRA_AON_GPIO(port, offset) \
     ((TEGRA_AON_GPIO_PORT_##port * 8) + offset)
```





group+ (port * 8 + pin)=320+(8*8+4)=388

GPIO8/ALS PROX INT H13 GPIO PQ4 BA43 AP36 GPIO3 PI.04	

例2.GPIO10/WIFI_WAKE_AP在Jetson-TX2-Generic-Customer-Pinmux-Template文件GPIO一栏中查找对应值为GPIO3_PC.00(如下图),根据tegra186-gpio.h中对应的PC为PORT_C的缩写即在main组即#define TEGRA_MAIN_GPIO_PORT_C 2,所以group是320,port为2,pin为0。

group+ (port * 8 + pin)=320+(2*8+0)=336

GPI010/WIFI WAKE AP	B20	GPIO WAN4	D37	C35	GPI03 PC.00
---------------------	-----	-----------	-----	-----	-------------


控制GPIO口的语句为:(在root权限下,正极接3.3V负极接端口)

echo 388 > /sys/class/gpio/export //端口号

echo out > /sys/class/gpio/gpio388/direction //方向


echo 1 > /sys/class/gpio/gpio388/value //电平值

以上为GPIO口输出为高电平。



参考资料:

- 1. https://blog.csdn.net/qq_38880380/article/details/78799103
- 2. https://devtalk.nvidia.com/default/topic/1003613/jetson-tx2/gpio-doesn-t-work-/1



_

举报

2020年 5篇

2018年 6篇

2019年 61篇

关于我们 招贤纳士 广告服务 开发助手 ☎ 400-660-0108 ☑ kefu@csdn.net ⑤ 在线客服 工作时间 8:30-22:00 **挺的博客** 关注

▲ 2 📭 📮 2 🏡 15 🌏 📗 【 🗲 長栏目录)