

# Intel<sup>®</sup> Quartus<sup>®</sup> Prime Standard Edition User Guide

# **Programmer**

Updated for Intel® Quartus® Prime Design Suite: 18.1



UG-20178 | 2018.09.24 Latest document on the web: PDF | HTML



# **Contents**

1. Programming Intel FPGA Devices	3
1.1. Programming Flow	
1.1.1. Stand-Alone Intel Quartus Prime Programmer	
1.1.2. Optional Programming or Configuration Files	
1.1.3. Secondary Programming Files	
1.2. Intel Quartus Prime Programmer Window	
1.2.1. Editing the Details of an Unknown Device	
1.2.2. Setting Up the Hardware	
1.2.3. Setting the JTAG Hardware	
1.2.4. Using the JTAG Chain Debugger Tool	7
1.3. Programming and Configuration Modes	7
1.4. Design Security Keys	
1.5. Verifying if Programming Files Correspond to a Compilation of the Same Source Files	3 7
1.5.1. Obtaining Project Hash for Arria V, Stratix V, Cyclone V and Intel MAX 10	
Devices	
1.5.2. Obtaining Project Hash for Intel Arria 10 Devices	
1.6. Convert Programming Files Dialog Box	
1.6.1. Debugging Your Configuration	
1.6.2. Converting Programming Files for Partial Reconfiguration	
1.7. Flash Loaders	
1.8. JTAG Debug Mode for Partial Reconfiguration	
1.8.1. Configuring Partial Reconfiguration Bitstream in JTAG Debug Mode	
1.9. Scripting Support	
1.9.2. Generating a Partial-Mask SRAM Object File using a Mask Settings File and	
a SRAM Object File	
1.9.3. Generating Raw Binary File for Partial Reconfiguration using a .pmsf	
1.10. Programming Intel FPGA Devices Revision History	
A Intel Quartus Prime Standard Edition User Guides	
a inteluliartus prime Standard Foltion liser Gilides	16





# 1. Programming Intel FPGA Devices

The Intel® Quartus® Prime Programmer allows you to program and configure Intel FPGA CPLD, FPGA, and configuration devices. After compiling your design, use the Intel Quartus Prime Programmer to program or configure your device, to test the functionality of the design on a circuit board.

# 1.1. Programming Flow

In the FPGA flow, device programming requires a fully compiled design that includes the programming or configuration files that the Assembler generates.

To program a device:

1. Convert the programming or configuration file to target the configuration device and, optionally, create secondary programming files.

**Table 1.** Programming and Configuration File Format

File Format	FPGA	CPLD	Configuration Device	Serial Configuration Device
SRAM Object File (.sof)	Yes	_	_	_
Programmer Object File (.pof)	_	Yes	Yes	Yes
JEDEC JESD71 STAPL Format File (.jam)	Yes	Yes	Yes	_
Jam Byte Code File ( . jbc)	Yes	Yes	Yes	_

2. In the Intel Quartus Prime Programmer, program and configure the FPGA, CPLD, or configuration device with the appropriate programming or configuration files.

The FPGA now contains the design that you specified in the Intel Quartus Prime project.

# 1.1.1. Stand-Alone Intel Quartus Prime Programmer

Intel FPGA offers the free stand-alone Programmer, which has the same full functionality as the Intel Quartus Prime Programmer in the Intel Quartus Prime software. The stand-alone Programmer is useful when programming your devices with another workstation, so you do not need two full licenses. You can download the stand-alone Programmer from the Download Center on the Altera website.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered



## **Stand-Alone Programmer Memory Limitations**

The stand-alone Programmer may use significant memory during the following operations:

- During auto-detect operations
- When the programming file is added to the flash
- During manual attachment of the flash into the Programmer window

The 32-bit stand-alone Programmer can only use a limited amount of memory when launched in 32-bit Windows. Note the following specific limitations of 32-bit standalone Programmer:

#### **Table 2. Stand-Alone Programmer Memory Limitations**

Application	Maximum Flash Device Size	Flash Device Operation Using PFL
32-bit Stand-Alone Programmer	Up to 512 Mb	Single Flash Device
64-bit Stand-Alone Programmer	Up to 2 Gb	Multiple Flash Device

The stand-alone Programmer supports combination and/or conversion of Intel Quartus Prime programming files using the **Convert Programming Files** dialog box. You can convert programming files, such as Mask Settings File (.msf), Partial-Mask SRAM Object File (.pmsf), SRAM Object Files (.sof), or Programmer Object Files (.pof) into other file formats that support device configuration schemes for Intel FPGA devices.

Note the following device-specific file conversion limitations with use of the 32-bit stand-alone Programmer:

#### **Table 3. Stand-Alone Programmer File Conversion Limitations**

Programming File Conversion	Device Support
32-bit Programming File Conversion	All Supported Intel FPGA Devices Except Intel Arria® 10
64-bit Programming File Conversion	All Supported Intel FPGA Devices

#### **Related Information**

**Download Center** 

# 1.1.2. Optional Programming or Configuration Files

The Intel Quartus Prime software can generate optional programming or configuration files in various formats that you can use with programming tools other than the Intel Quartus Prime Programmer. When you compile a design in the Intel Quartus Prime software, the Assembler automatically generates either a <code>.sof</code> or <code>.pof</code>. The Assembler also allows you to convert FPGA configuration files to programming files for configuration devices.

#### **Related Information**

AN 425: Using Command-Line Jam STAPL Solution for Device Programming





# 1.1.3. Secondary Programming Files

The Intel Quartus Prime software generates programming files in various formats for use with different programming tools.

Table 4. File Types Generated by the Intel Quartus Prime Software and Supported by the Intel Quartus Prime Programmer

File Type	Generated by the Intel Quartus Prime Software	Supported by the Intel Quartus Prime Programmer
.sof	Yes	Yes
.pof	Yes	Yes
.jam	Yes	Yes
.jbc	Yes	Yes
JTAG Indirect Configuration File (.jic)	Yes	Yes
Serial Vector Format File (.svf)	Yes	_
Hexadecimal (Intel-Format) Output File (.hexout)	Yes	_
Raw Binary File (.rbf)	Yes	Yes <sup>(1)</sup>
Raw Binary File for Partial Reconfiguration (.rbf)	Yes	Yes <sup>(2)</sup>
Tabular Text File (.ttf)	Yes	_
Raw Programming Data File (.rpd)	Yes	_

# 1.2. Intel Quartus Prime Programmer Window

The Intel Quartus Prime **Programmer** window allows you to:

- Add your programming and configuration files.
- Specify programming options and hardware.
- Start the programming or configuration of the device.

To open the **Programmer** window, click **Tools** ➤ **Programmer**. As you proceed through the programming flow, the Intel Quartus Prime **Message** window reports the status of each operation.

## **Related Information**

Programmer Page (Options Dialog Box) In Intel Quartus Prime Help

<sup>(2)</sup> Raw Binary File for Partial Reconfiguration (.rbf) is supported by the Intel Quartus Prime Programmer in JTAG debug mode.



<sup>(1)</sup> Raw Binary File (.rbf) is supported by the Intel Quartus Prime Programmer in Passive Serial (PS) configuration mode.



# 1.2.1. Editing the Details of an Unknown Device

When the Intel Quartus Prime Programmer automatically detects devices with shared JTAG IDs, the Programmer prompts you to specify the device in the JTAG chain. If the Programmer does not prompt you to specify the device, you must manually add each device in the JTAG chain to the Programmer, and define the instruction register length of each device.

To edit the details of an unknown device, follow these steps:

- 1. Double-click the unknown device listed under the device column.
- 2. Click Edit.
- 3. Change the device **Name**.
- 4. Specify the **Instruction register Length**.
- 5. Click OK.
- 6. Save the .cdf file.

# 1.2.2. Setting Up the Hardware

Before you can program or configure the device, you must have the correct hardware setup. The Intel Quartus Prime Programmer provides the flexibility to choose a download cable or programming hardware.

# 1.2.3. Setting the JTAG Hardware

The JTAG server allows the Intel Quartus Prime Programmer to access the JTAG hardware. You can also access the JTAG download cable or programming hardware connected to a remote computer through the JTAG server of that computer. With the JTAG server, you can control the programming or configuration of devices from a single computer through other computers at remote locations. The JTAG server uses the TCP/IP communications protocol.

#### 1.2.3.1. Running JTAG Daemon with Linux

The JTAGD daemon allows a remote machine to program or debug a board that is connected to a Linux host over the network. The JTAGD daemon also allows multiple programs to use JTAG resources at the same time. The JTAGD daemon is the Linux version of a JTAG server.

Run the JTAGD daemon to avoid:

- The JTAGD server from exiting after two minutes of idleness.
- The JTAGD server from not accepting connections from remote machines, which might lead to an intermittent failure.

To run JTAGD as a daemon, follow these steps:

- 1. Create an /etc/jtagd directory.
- 2. Set the permissions of this directory and the files in the directory to allow you to have the read/write access.
- Run jtagd (with no arguments) from your quartus/bin directory.

The JTAGD daemon is now running and does not terminate when you log off.





# 1.2.4. Using the JTAG Chain Debugger Tool

The JTAG Chain Debugger tool allows you to test the JTAG chain integrity and detect intermittent failures of the JTAG chain. In addition, the tool allows you to shift in JTAG instructions and data through the JTAG interface, and step through the test access port (TAP) controller state machine for debugging purposes. You access the tool by clicking **Tools** > **JTAG Chain Debugger** on the Intel Quartus Prime software.

# 1.3. Programming and Configuration Modes

The following table lists the programming and configuration modes supported by Intel FPGA devices.

Table 5. Programming and Configuration Modes

Configuration Mode Supported by the Intel Quartus Prime Programmer	FPGA	CPLD	Configuration Device	Serial Configuration Device
JTAG	Yes	Yes	Yes	_
Passive Serial (PS)	Yes	_	_	_
Active Serial (AS) Programming	_	_	_	Yes
Configuration via Protocol (CvP)	Yes	_	_	_
In-Socket Programming	-	Yes (except for MAX® II CPLDs)	Yes	Yes

#### **Related Information**

Configuration via Protocol (CvP) Implementation in V-series Intel FPGAs Devices User Guide

Describes the CvP configuration mode.

# 1.4. Design Security Keys

The Intel Quartus Prime Programmer supports the generation of encryption key programming files and encrypted configuration files for Intel FPGAs that support the design security feature. You can also use the Intel Quartus Prime Programmer to program the encryption key into the FPGA.

# **Related Information**

AN 556: Using the Design Security Features in Intel FPGAs

# 1.5. Verifying if Programming Files Correspond to a Compilation of the Same Source Files

The project hash feature allows you to verify if two programming files correspond to a compilation of the same set of source files. During compilation, the Intel Quartus Prime software generates a unique project hash and embeds this value in programming files (.sof). The project hash is available for Arria V, Stratix® V, Cyclone® V, Intel MAX 10, and Intel Arria 10 device families.





The project hash doesn't change for different builds of the Intel Quartus Prime software, or when you install a software patch. However, if you upgrade any IP with a different build or patch, the project hash changes.

# 1.5.1. Obtaining Project Hash for Arria V, Stratix V, Cyclone V and Intel MAX 10 Devices

To obtain the project hash value of a .sof programming file for a design targeted to Arria V, Stratix V, Cyclone V, and Intel MAX 10 devices, use the following command, which dumps out metadata information that includes the project hash.

```
quartus_cpf --info <sof-file-name>
```

## **Example 1. Output of Project Hash Extraction**

In this example, the programming file name is cb\_intosc.sof.

```
File: cb_intosc.sof
File CRC: 0x0000
Creator: Quartus Prime Compiler
Version 17.0.0 Internal Build 565 02/09/2017 SJ Standard Edition
Comment: UNIX
Device: 5SGSMD5K2F40
Data checksum: 0x02534E5A
JTAG usercode: 0x02534E5A
Project Hash: 0x556e737065636966696564
```

# 1.5.2. Obtaining Project Hash for Intel Arria 10 Devices

To obtain the project hash value of a .sof programming file for a design targeted to Intel Arria 10 devices, create a file named project\_hash.tcl. In your file, copy and paste the following code:

```
**************************************
## Begin project_hash.tcl
## @copyright Intel 2017
##
proc main_run {} {
global quartus
set qargs $quartus(args)
set nargs [llength $qargs]
load_package asm2
load_devices
set handle -1
set sof_file [lindex $qargs 0]
if [file exists $sof_file]
set handle [open_sof $sof_file]
print "/metadata/0/project_hash"
if { $handle != -1 } {
close_handle $handle
************************************
main run
## End of project_hash.tcl
```



UG-20178 | 2018.09.24



Save the project\_hash.tcl file in the same directory that contains your programming file, and type in the command line:

```
quartus_asm -t project_hash.tcl <sof-file>
```

The script prints the project hash value to the command line output.

# **Example 2. Output of Project Hash Extraction:**

In this example, the programming file is one\_and.sof.

```
Info: Running Quartus Prime Assembler
Info: Version 17.0.0 Build 594 04/18/2017 SJ Standard Edition
Info: Copyright (C) 2017 Intel Corporation. All rights reserved.
Info: Your use of Intel Corporation's design tools, logic functions
Info: and other software and tools, and its AMPP partner logic
Info: functions, and any output files from any of the foregoing
Info: (including device programming or simulation files), and any
Info: associated documentation or information are expressly subject
Info: to the terms and conditions of the Intel Program License
Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
Info: the Intel MegaCore Function License Agreement, or other
Info: applicable license agreement, including, without limitation,
Info: that your use is for the sole purpose of programming logic
Info: devices manufactured by Intel and sold by Intel or its
Info: authorized distributors. Please refer to the applicable
Info: agreement for further details.
Info: Processing started: Sat Apr 22 00:44:19 2017
Info: Command: quartus_asm -t project_hash.tcl one_and.sof
Info: Quartus(args): one_and.sof
Info: Using INI file /data/msandova/qmap/quartus.ini
0x16cc7e6773644d398b740451aa0b26e3
Info (23030): Evaluation of Tcl script project_hash.tcl was successful
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 1111 megabytes
Info: Processing ended: Sat Apr 22 00:44:27 2017
Info: Elapsed time: 00:00:08
```

# 1.6. Convert Programming Files Dialog Box

The **Convert Programming Files** dialog box in the Programmer allows you to convert programming files from one file format to another. To access the **Convert Programming Files** dialog box, click **File** ➤ **Convert Programming Files...** on the Intel Quartus Prime software.

For example, to store the FPGA data in configuration devices, you can convert the .sof data to another format, such as .pof, .hexout, .rbf, .rpd, or .jic, and then program the configuration device.

You can also configure multiple devices with an external host, such as a microprocessor or CPLD. For example, you can combine multiple .sof files into one .pof file. To save time in subsequent conversions, click **Save Conversion Setup** to save your conversion specifications in a Conversion Setup File (.cof). Click **Open Conversion Setup Data** to load your .cof setup in the **Convert Programming Files** dialog box.

#### **Example 3. Conversion Setup File Contents**





```
<n_pages>1</n_pages>
    <width>1</width>
    <mode>14</mode>
    <sof data>
        <user_name>Page_0</user_name>
        <page_flags>1</page_flags>
            <sof_filename>/users/jbrossar/template/output_files/
template_test.sof</sof_filename>
        </bit0>
    </sof_data>
    <version>7</version>
    <create_cvp_file>0</create_cvp_file>
    <create_hps_iocsr>0</create_hps_iocsr>
    <auto_create_rpd>0</auto_create_rpd>
        <map_file>1</map_file>
    </options>
    <MAX10_device_options>
        <por>0</por>
        <io_pullup>1</io_pullup>
        <auto_reconfigure>1</auto_reconfigure>
        <isp_source>0</isp_source>
        <verify_protect>0</verify_protect>
        <epof>0</epof>
        <ufm_source>0</ufm_source>
    </MAX10 device options>
    <advanced options>
        <ignore_epcs_id_check>0</ignore_epcs_id_check>
        <ignore_condone_check>2</ignore_condone_check>
        <plc_adjustment>0</plc_adjustment>
        <post_chain_bitstream_pad_bytes>-1</post_chain_bitstream_pad_bytes>
<post_device_bitstream_pad_bytes>-1</post_device_bitstream_pad_bytes>
        <bitslice_pre_padding>1</bitslice_pre_padding>
    </advanced_options>
</cof>
```

#### **Related Information**

Convert Programming Files Dialog Box In Intel Quartus Prime Help

# 1.6.1. Debugging Your Configuration

Use the **Advanced** option in the **Convert Programming Files** dialog box to debug your configuration. You must choose the advanced settings that apply to your Intel FPGA device. You can direct the Intel Quartus Prime software to enable or disable an advanced option by turning the option on or off in the **Advanced Options** dialog box. When you change settings in the **Advanced Options** dialog box, the change affects .pof, .jic, .rpd, and .rbf files.

The following table lists the **Advanced Options** settings in more detail:

## **Table 6. Advanced Options Settings**

Option Setting	Description
Disable EPCS ID check	FPGA skips the EPCS silicon ID verification.  Default setting is unavailable (EPCS ID check is enabled).  Applies to the single- and multi-device AS configuration modes on all FPGA devices.
Disable AS mode CONF_DONE error check	FPGA skips the CONF_DONE error check.
	continued





Option Setting	Description
	Default setting is unavailable (AS mode CONF_DONE error check is enabled).  Applies to single- and multi-device (AS) configuration modes on all FPGA devices.  The CONF_DONE error check is disabled by default for Stratix V, Arria V, and Cyclone V devices for AS-PS multi device configuration mode.
Program Length Count adjustment	Specifies the offset you can apply to the computed PLC of the entire bitstream.  Default setting is 0. The value must be an integer.  Applies to single- and multi-device (AS) configuration modes on all FPGA devices.
Post-chain bitstream pad bytes	Specifies the number of pad bytes appended to the end of an entire bitstream.  Default value is set to 0 if the bitstream of the last device is uncompressed. Set to 2 if the bitstream of the last device is compressed.
Post-device bitstream pad bytes	Specifies the number of pad bytes appended to the end of the bitstream of a device.  Default value is 0. No negative integer.  Applies to all single-device configuration modes on all FPGA devices.
Bitslice padding value	Specifies the padding value used to prepare bitslice configuration bitstreams, such that all bitslice configuration chains simultaneously receive their final configuration data bit.  Default value is 1. Valid setting is 0 or 1.  Use only in 2, 4, and 8-bit PS configuration mode, when you use an EPC device with the decompression feature enabled. Applies to all FPGA devices that support enhanced configuration devices.

The following table lists the symptoms you may encounter if a configuration fails, and describes the advanced options you must use to debug your configuration.

Failure Symptoms	Disable EPCS ID Check	Disable AS Mode CONF_DONE Error Check	PLC Settings	Post-Chain Bitstream Pad Bytes	Post-Device Bitstream Pad Bytes	Bitslice Padding Value
Configuration failure occurs after a configuration cycle.	_	Yes	Yes	Yes (3)	Yes <sup>(4)</sup>	_
Decompression feature is enabled.	_	Yes	Yes	Yes <sup>(3)</sup>	Yes <sup>(4)</sup>	_
Encryption feature is enabled.	_	Yes	Yes	Yes <sup>(3)</sup>	Yes <sup>(4)</sup>	_
						continued

<sup>(4)</sup> Use only for single-device chain



<sup>(3)</sup> Use only for multi-device chain



Failure Symptoms	Disable EPCS ID Check	Disable AS Mode CONF_DONE Error Check	PLC Settings	Post-Chain Bitstream Pad Bytes	Post-Device Bitstream Pad Bytes	Bitslice Padding Value
CONF_DONE stays low after a configuration cycle.	_	Yes	Yes <sup>(5)</sup>	Yes <sup>(3)</sup>	Yes <sup>(4)</sup>	_
CONF_DONE goes high momentarily after a configuration cycle.	_	Yes	Yes <sup>(6)</sup>	_	_	_
FPGA does not enter user mode even though CONF_DONE goes high.	_	_	_	Yes (3)	Yes <sup>(4)</sup>	-
Configuration failure occurs at the beginning of a configuration cycle.	Yes	_	_	_	_	_
Newly introduced EPCS, such as EPCS128.	Yes	_	_	_	_	_
Failure in .pof generation for EPC device using Intel Quartus Prime Convert Programming File Utility when the decompression feature is enabled.	_	_	_	_	-	Yes

# 1.6.2. Converting Programming Files for Partial Reconfiguration

The **Convert Programming File** dialog box supports the following programming file generation and option for Partial Reconfiguration:

- Partial-Masked SRAM Object File (.pmsf) output file generation, with .msf and .sof as input files.
- .rbf for Partial Reconfiguration output file generation, with a .pmsf as the input file.

Note: The .rbf for Partial Reconfiguration file is only for Partial Reconfiguration.

• Providing the **Enable decompression during Partial Reconfiguration** option to enable the option bit for bitstream decompression during Partial Reconfiguration, when converting a full design .sof to any supported file type.

## **Related Information**

• Design Planning for Partial Reconfiguration In Intel Quartus Prime Standard Edition User Guide: Partial Reconfiguration



<sup>(5)</sup> Start with positive offset to the PLC settings

<sup>(6)</sup> Start with negative offset to the PLC settings



Design Planning for Partial Reconfiguration

# 1.6.2.1. Generating .pmsf using a .msf and a .sof

To generate the .pmsf in the **Convert Programming Files** dialog box:

- 1. In the Convert Programming Files dialog box, under the Programming file type field, select Partial-Masked SRAM Object File (.pmsf).
- 2. In **File name**, specify the necessary output file name.
- 3. In the **Input files to convert** field, add necessary input files to convert. You can add only a .msf and .sof.
- 4. Click Generate.

# 1.6.2.2. Generating a .rbf for Partial Reconfiguration from a .pmsf file

After generating the .pmsf file, you convert the .pmsf file into a .rbf file with the **Convert Programming Files** dialog box.

To generate the .rbf for Partial Reconfiguration:

- 1. In the Convert Programming Files dialog box, in the Programming file type field, select Raw Binary File for Partial Reconfiguration (.rbf).
- 2. In the File name field, specify the output file name.
- 3. In the **Input files to convert** field, add input files to convert.

You can add only one .pmsf file.

- Select the .pmsf, and click Properties.
   The PMSF File Properties dialog box appears.
- 5. Make your selection either by turning on or turning off the following options:
  - Compression option—This option enables compression on Partial Reconfiguration bitstream. If you turn on this option, then you must turn on the Enable decompression during Partial Reconfiguration option.
  - Enable SCRUB mode option—The default of this option is based on AND/OR mode. This option is valid only when Partial Reconfiguration masks in your design are not overlapped vertically. Otherwise, you cannot generate the .rbf for Partial Reconfiguration.
  - Write memory contents option—This option is a workaround for initialized RAM/ROM in a Partial Reconfiguration region.

For more information about these options refer to *Design Planning for Partial Reconfiguration* in *Intel Quartus Prime Standard Edition User Guide: Partial Reconfiguration*.

- 6. Click OK.
- 7. Click Generate.

#### **Related Information**

Design Planning for Partial Reconfiguration

In Intel Quartus Prime Standard Edition User Guide: Partial Reconfiguration





## 1.6.2.3. Enable Decompression During Partial Reconfiguration Option

You can turn on the **Enable decompression during Partial Reconfiguration** option in the **SOF File Properties: Bitstream Encryption** dialog box, which you can access from the **Convert Programming File** dialog box. This option is available when converting a .sof to any supported programming file types listed in *Secondary Programming Files*.

This option is hidden for other targeted devices that do not support Partial Reconfiguration. To view this option in the **SOF File Properties: Bitstream Encryption** dialog box, the .sof must be targeted on an Intel FPGA device that supports Partial Reconfiguration.

If you turn on the **Compression** option when generating the .rbf for Partial Reconfiguration, then you must turn on the **Enable decompression during Partial Reconfiguration** option.

#### **Related Information**

Secondary Programming Files on page 5

# 1.7. Flash Loaders

Parallel and serial configuration devices do not support the JTAG interface. However, you can use a flash loader to program configuration devices in-system via the JTAG interface. You can use an FPGA as a bridge between the JTAG interface and the configuration device. The Intel Quartus Prime software supports parallel and serial flash loaders.

# 1.8. JTAG Debug Mode for Partial Reconfiguration

The JTAG debug mode allows you to configure partial reconfiguration bitstream through the JTAG interface. Use this feature to debug PR bitstream and eventually helping you in your PR design prototyping. This feature is available for internal and external host. Using the JTAG debug mode forces the Data Source Controller to be in x16 mode.

During JTAG debug operation, the JTAG command sent from the Intel Quartus Prime Programmer ignores and overrides most of the Partial Reconfiguration IP core interface signals (clk, pr\_start, double\_pr, data[], data\_valid, and data\_read).

Note: The TCK is the main clock source for PR IP core during this operation.

You can view the status of Partial Reconfiguration operation in the messages box and the Progress bar in the Intel Quartus Prime Programmer. The PR\_DONE, PR\_ERROR, and CRC\_ERROR signals will be monitored during PR operation and reported in the Messages box at the end of the operation.

The Intel Quartus Prime Programmer can detect the number of PR\_DONE instruction(s) in plain or compressed PR bitstream and, therefore, can handle single or double PR cycle accordingly. However, only single PR cycle is supported for encrypted Partial Reconfiguration bitstream in JTAG debug mode (provided that the specified device is configured with the encrypted base bitstream which contains the PR IP core in the design).



#### 1. Programming Intel FPGA Devices

UG-20178 | 2018.09.24



Note:

Configuring an incompatible PR bitstream to the specified device may corrupt your design, including the routing path and the PR IP core placed in the static region. When this issue occurs, the PR IP core stays in an undefined state, and the Intel Quartus Prime Programmer is unable to reset the IP core. As a result, the Intel Quartus Prime Programmer generates the following error when you try to configure a new PR bitstream:

Error (12897): Partial Reconfiguration status: Can't reset the PR megafunction. This issue occurred because the design was corrupted by an incompatible PR bitstream in the previous PR operation. You must reconfigure the device with a good design.

# 1.8.1. Configuring Partial Reconfiguration Bitstream in JTAG Debug Mode


To configure the Partial Reconfiguration bitstream in JTAG debug mode, follow these steps:

1. In the Intel Quartus Prime Programmer GUI, right click a highlighted base bitstream (in .sof) and then click **Add PR Programming File** to add the PR bitstream (.rbf).






Figure 1. Adding PR Programming File



 After adding the PR bitstream, you can change or delete the Partial Reconfiguration programming file by clicking Change PR Programming File or Delete PR Programming File.




Figure 2. Change PR Programming File or Delete PR Programming File



Click **Start** to configure the PR bitstream. The Intel Quartus Prime Programmer
generates an error message if the specified device does not contain the PR IP core
in the design (you must instantiate the Partial Reconfiguration IP core in your
design to use the JTAG debug mode).




# Figure 3. Starting PR Bitstream Configuration



4. Configure the valid .rbf in JTAG debug mode with the Intel Quartus Prime Programmer.



## Figure 4. Configuring Valid .rbf




5. The JTAG debug mode is also supported if the PR IP core is pre-programmed on the specified device.






Figure 5. Partial Reconfiguration IP Core Successfully Pre-programmed



6. The Intel Quartus Prime Programmer reports error when you try to configure the corrupted .rbf in JTAG debug mode.

# Figure 6. Configuring Corrupted .rbf





# 1.9. Scripting Support

In addition to the Intel Quartus Prime Programmer GUI, you can use the Intel Quartus Prime command-line executable quartus\_pgm.exe (or quartus\_pgm in Linux) to access programmer functionality from the command line and from scripts. The programmer accepts .pof, .sof, and .jic programming or configuration files and .cdf files.

The following example shows a command that programs a device:

```
quartus_pgm -c byteblasterII -m jtag -o bpv;design.pof
```

#### Where:

- -c byteblasterII specifies the Intel FPGA Intel FPGA Parallel Port Cable download cable
- -m jtag specifies the JTAG programming mode
- -o bpv represents the blank-check, program, and verify operations
- design.pof represents the .pof used for the programming

The Programmer automatically executes the erase operation before programming the device.

For Linux terminal, use:

```
quartus_pgm -c byteblasterII -m jtag -o bpv\;design.pof
```

# **Related Information**

Intel Quartus Prime Scripting
In Intel Quartus Prime Help

# 1.9.1. The itagconfig Debugging Tool

You can use the jtagconfig command-line utility to check the devices in a JTAG chain and the user-defined devices. The jtagconfig command-line utility is similar to the auto detect operation in the Intel Quartus Prime Programmer.

For more information about the <code>jtagconfig</code> utility, use the help available at the command prompt:

```
jtagconfig [-h | --help]
```

Note:

The help switch does not reference the -n switch. The jtagconfig -n command shows each node for each JTAG device.

## **Related Information**

Command Line Scripting

In Intel Quartus Prime Standard Edition User Guide: Scripting





# 1.9.2. Generating a Partial-Mask SRAM Object File using a Mask Settings File and a SRAM Object File

You can generate a .pmsf with the  $quartus\_cpf$  command by typing the following command:

quartus\_cpf -p <pr\_revision.msf> <pr\_revision.sof> <new\_filename.pmsf>

# 1.9.3. Generating Raw Binary File for Partial Reconfiguration using a .pmsf

You can generate a .rbf for Partial Reconfiguration with the quartus\_cpf command by typing the following command:

quartus\_cpf -o foo.txt -c <pr\_revision.pmsf> <pr\_revision.rbf>

Note: You must run this command in the same directory where the files are located.

# 1.10. Programming Intel FPGA Devices Revision History

# **Document Revision History**

Document Version	Intel Quartus Prime Version	Changes
2018.09.24	18.1.0	<ul> <li>Initial release in Intel Quartus Prime Standard Edition User Guide.</li> <li>Renamed topic: Project Hash to Verifying if Programming Files Correspond to a Compilation of the Same Source Files.</li> </ul>
2017.05.08	17.0.0	Added Project Hash feature.
2015.11.02	15.1.0	Changed instances of Quartus II to Quartus Prime.
2015.05.04	15.0.0	Added Conversion Setup File (.cof) description and example.
December 2014	14.1.0	Updated the Scripting Support section to include a Linux command to program a device.
June 2014	14.0.0	<ul> <li>Added Running JTAG Daemon.</li> <li>Removed Cyclone III and Stratix III devices references.</li> <li>Removed MegaWizard Plug-In Manager references.</li> <li>Updated Secondary Programming Files section to add notes about the Quartus II Programmer support for .rbf files.</li> </ul>
November 2013	13.1.0	Converted to DITA format.     Added JTAG Debug Mode for Partial Reconfiguration and Configuring Partial Reconfiguration Bitstream in JTAG Debug Mode sections.
November 2012	12.1.0	Updated Table 18–3 on page 18–6, and Table 18–4 on page 18–8. Added "Converting Programming Files for Partial Reconfiguration" on page 18–10, "Generating .pmsf using a .msf and a .sof" on page 18–10, "Generating .rbf for Partial Reconfiguration Using a .pmsf" on page 18–12, "Enable Decompression during Partial Reconfiguration Option" on page 18–14 Updated "Scripting Support" on page 18–15.
June 2012	12.0.0	Updated Table 18–5 on page 18–8. Updated "Quartus II Programmer GUI" on page 18–3.
		continued



# UG-20178 | 2018.09.24



Document Version	Intel Quartus Prime Version	Changes
November 2011	11.1.0	<ul> <li>Updated "Configuration Modes" on page 18-5.</li> <li>Added "Optional Programming or Configuration Files" on page 18-6.</li> <li>Updated Table 18-2 on page 18-5.</li> </ul>
May 2011	11.0.0	Added links to Quartus II Help.     Updated "Hardware Setup" on page 21–4 and "JTAG Chain Debugger Tool" on page 21–4.
December 2010	10.1.0	<ul> <li>Changed to new document template.</li> <li>Updated "JTAG Chain Debugger Example" on page 20-4.</li> <li>Added links to Quartus II Help.</li> <li>Reorganized chapter.</li> </ul>
July 2010	10.0.0	Added links to Quartus II Help.     Deleted screen shots.
November 2009	9.1.0	No change to content.
March 2009	9.0.0	Added a row to Table 21–4.     Changed references from "JTAG Chain Debugger".     Updated figures.

# **Related Information**

# Altera Documentation Archive

For previous versions of the *Intel Quartus Prime Handbook*, search the Altera documentation archives.





# A. Intel Quartus Prime Standard Edition User Guides

Refer to the following user guides for comprehensive information on all phases of the Intel Quartus Prime Standard Edition FPGA design flow.

#### **Related Information**

- Intel Quartus Prime Standard Edition User Guide: Getting Started
   Introduces the basic features, files, and design flow of the Intel Quartus Prime Standard Edition software, including managing Intel Quartus Prime Standard Edition projects and IP, initial design planning considerations, and project migration from previous software versions.
- Intel Quartus Prime Standard Edition User Guide: Platform Designer
   Describes creating and optimizing systems using Platform Designer (Standard),
   a system integration tool that simplifies integrating customized IP cores in your
   project. Platform Designer (Standard) automatically generates interconnect
   logic to connect intellectual property (IP) functions and subsystems.
- Intel Quartus Prime Standard Edition User Guide: Design Recommendations
   Describes best design practices for designing FPGAs with the Intel Quartus
   Prime Standard Edition software. HDL coding styles and synchronous design
   practices can significantly impact design performance. Following recommended
   HDL coding styles ensures that Intel Quartus Prime Standard Edition synthesis
   optimally implements your design in hardware.
- Intel Quartus Prime Standard Edition User Guide: Design Compilation
   Describes set up, running, and optimization for all stages of the Intel Quartus
   Prime Standard Edition Compiler. The Compiler synthesizes, places, and routes
   your design before generating a device programming file.
- Intel Quartus Prime Standard Edition User Guide: Design Optimization
   Describes Intel Quartus Prime Standard Edition settings, tools, and techniques
   that you can use to achieve the highest design performance in Intel FPGAs.
   Techniques include optimizing the design netlist, addressing critical chains that
   limit retiming and timing closure, and optimization of device resource usage.
- Intel Quartus Prime Standard Edition User Guide: Programmer
   Describes operation of the Intel Quartus Prime Standard Edition Programmer,
   which allows you to configure Intel FPGA devices, and program CPLD and
   configuration devices, via connection with an Intel FPGA download cable.
- Intel Quartus Prime Standard Edition User Guide: Partial Reconfiguration
   Describes Partial Reconfiguration, an advanced design flow that allows you to
   reconfigure a portion of the FPGA dynamically, while the remaining FPGA
   design continues to function. Define multiple personas for a particular design
   region, without impacting operation in other areas.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



- Intel Quartus Prime Standard Edition User Guide: Third-party Simulation
   Describes RTL- and gate-level design simulation support for third-party
   simulation tools by Aldec\*, Cadence\*, Mentor Graphics\*, and Synopsys\* that
   allow you to verify design behavior before device programming. Includes
   simulator support, simulation flows, and simulating Intel FPGA IP.
- Intel Quartus Prime Standard Edition User Guide: Third-party Synthesis
   Describes support for optional synthesis of your design in third-party synthesis
   tools by Mentor Graphics\*, and Synopsys\*. Includes design flow steps,
   generated file descriptions, and synthesis guidelines.
- Intel Quartus Prime Standard Edition User Guide: Debug Tools
   Describes a portfolio of Intel Quartus Prime Standard Edition in-system design
   debugging tools for real-time verification of your design. These tools provide
   visibility by routing (or "tapping") signals in your design to debugging logic.
   These tools include System Console, Signal Tap logic analyzer, Transceiver
   Toolkit, In-System Memory Content Editor, and In-System Sources and Probes
   Editor.
- Intel Quartus Prime Standard Edition User Guide: Timing Analyzer
   Explains basic static timing analysis principals and use of the Intel Quartus
   Prime Standard Edition Timing Analyzer, a powerful ASIC-style timing analysis tool that validates the timing performance of all logic in your design using an industry-standard constraint, analysis, and reporting methodology.
- Intel Quartus Prime Standard Edition User Guide: Power Analysis and Optimization Describes the Intel Quartus Prime Standard Edition Power Analysis tools that allow accurate estimation of device power consumption. Estimate the power consumption of a device to develop power budgets and design power supplies, voltage regulators, heat sink, and cooling systems.
- Intel Quartus Prime Standard Edition User Guide: Design Constraints
   Describes timing and logic constraints that influence how the Compiler
   implements your design, such as pin assignments, device options, logic
   options, and timing constraints. Use the Pin Planner to visualize, modify, and
   validate all I/O assignments in a graphical representation of the target device.
- Intel Quartus Prime Standard Edition User Guide: PCB Design Tools
   Describes support for optional third-party PCB design tools by Mentor
   Graphics\* and Cadence\*. Also includes information about signal integrity
   analysis and simulations with HSPICE and IBIS Models.
- Intel Quartus Prime Standard Edition User Guide: Scripting
   Describes use of Tcl and command line scripts to control the Intel Quartus
   Prime Standard Edition software and to perform a wide range of functions,
   such as managing projects, specifying constraints, running compilation or
   timing analysis, or generating reports.

