Neural architecture search with target hardware control

Firsov Sergey Intelligent Systems Phystech

May 16, 2025

Abstract

The paper examines the problem of deep learning model selection with respect to target hardware. We introduce a novel neural architecture search (NAS) method that simultaneously considers model accuracy, complexity, and hardware efficiency. The complexity of the model is measured by the number of parameters, while the hardware constraints are represented by the overall latency of network operations on the target device. Our approach builds upon Differentiable Architecture Search (DARTS), treating network structural parameters as functions of a complexity parameter, and extends it by incorporating latency-aware optimization inspired by FBNet.

Specifically, we propose replacing the scalar complexity parameter with a simplex-based complexity vector, allowing finer and more granular control over the inclusion of various operations. By integrating latency estimation through differentiable latency-aware optimization, and introducing Gumbel-Softmax sampling together with hypernetworks, our method enables simultaneous optimization of multiple architectures across a range of complexity levels. This unified optimization procedure generates a family of architectures tailored to different computational budgets within a single training process, significantly reducing search time and resources.

1 Introduction

Selecting an appropriate architecture for deep learning models is a crucial task that directly impacts model efficiency and performance. With deep learning continuing to push computational limits, researchers face the challenge of finding a balance between model complexity, accuracy, and resource consumption. Recent advances in Neural Architecture Search (NAS) techniques [2], such as Differentiable Architecture Search (DARTS) [3], seek to automate this process by exploring large search spaces of possible network structures. However, these methods often struggle with high computational requirements and the need for architecture adjustments when model complexity or target hardware changes [5].

One of the significant developments in NAS is the introduction of hardware-aware models. For example, FBNet [4] incorporates latency into the architecture search process, optimizing not only model performance but also hardware efficiency. This approach addresses the mismatch between FLOPs and actual hardware performance, a limitation of many prior NAS methods. FBNet achieves this through gradient-based optimization and Gumbel-Softmax sampling, which dramatically reduce the search costs while generating a family of hardware-optimized models.

Similar ideas are used in ProxylessNAS [1], which solves the problem of high memory and computing costs by optimizing architectures directly on large tasks and target hardware platforms, without using proxy tasks. ProxylessNAS introduces a direct search engine (Reinforce sampling) for learning architectures on large datasets and simulates operation delays to account for hardware limitations. However, this approach requires careful calibration, as enhanced learning often suffers from high variance.

Building on these ideas, our work improves upon DARTS-CC [5], a NAS approach that uses hypernetworks to control model complexity during architecture search. Unlike other methods that search for individual architectures at different complexity levels, DARTS-CC generates multiple architectures in a single optimization process. Inspired by FBNet, we extend DARTS-CC by integrating latency-aware optimization and replacing the scalar complexity parameter with a simplex-based representation of architecture choices. This enables simultaneous search for architectures optimized across multiple complexity and latency levels, further reducing NAS time, and ensuring deployability across diverse hardware environments.

1.1 Proposed Method

The proposed method formulates Neural Architecture Search (NAS) as an optimization problem that simultaneously considers model accuracy, complexity, and hardware efficiency.

Problem Formulation. In conventional DARTS the goal is to find architectural parameters $\alpha \in \mathcal{A}$ and model weights $w \in \mathcal{W}$ such that the loss function $L(w, \alpha)$ is minimized. The optimization problem can be formulated as follows:

$$\min_{\boldsymbol{\alpha} \in \mathcal{A}} \big[L(\boldsymbol{w}^*(\boldsymbol{\alpha}), \boldsymbol{\alpha}) \big],$$

where $L(\boldsymbol{w}, \boldsymbol{\alpha})$ represents the task loss.

However, DARTS does not account for flexibility in controlling model complexity or hardware constraints. So we propose these extensions to the DARTS framework to address its limitations:

1.2 Architecture Representation

We define the architectural parameters α as a function of a complexity vector S, which belongs to a (k-1)-dimensional simplex:

$$oldsymbol{S} \in \Delta^{k-1} = \left\{ oldsymbol{S} \in \mathbb{R}^k \mid \sum_{i=1}^k S_i = 1, \, S_i \geq 0
ight\},$$

where k is the number of possible operation types. Each component S_i represents the relative importance or penalization of the i-th operation type, thus enabling more granular and precise control over architecture complexity and the inclusion or exclusion of specific operations.

The architectural parameters α are generated through a hypernetwork parameterized by a, mapping the complexity vector to the space of possible architectures Γ :

$$\alpha: (S, a) \mapsto \Gamma.$$

The architecture γ used in the model is then sampled from the architectural parameters using the Gumbel-Softmax (GS) distribution:

$$\gamma \sim \mathbf{GS}(\boldsymbol{\alpha}(\boldsymbol{S}, \boldsymbol{a}), t),$$

where t is a temperature parameter controlling the smoothness of the sampling distribution.

1.3 Objective Function

The optimization objective combines task-specific loss, complexity regularization, and latency constraints. Formally, it can be expressed as:

$$\min_{\boldsymbol{w}.\boldsymbol{a}} \mathbb{E}_{\boldsymbol{S} \sim \mathcal{U}(\Delta^{k-1})} \mathbb{E}_{\gamma \sim \mathbf{GS}(\boldsymbol{\alpha}(\boldsymbol{S}, \boldsymbol{a}), t)} \left[L(\boldsymbol{w}^*, \gamma) + \kappa \cdot \mathrm{Latency}(\gamma) \right],$$

where:

- \bullet w denotes the model weights.
- ullet a denotes hypernetwork parameters responsible for generating the architecture.
- γ is the sampled architecture from the Gumbel-Softmax distribution parameterized by α .
- $L(\boldsymbol{w}, \gamma)$ is the task-specific loss function (e.g., cross-entropy).
- Latency(γ) quantifies the expected computational latency of the sampled architecture on the target hardware, computed via a lookup table of operation latencies.
- \bullet κ is a hyperparameter controlling the trade-off between accuracy and latency.

By optimizing this objective, our method efficiently identifies a family of architectures with balanced accuracy and hardware efficiency within a single training procedure.




Figure 1: Overview of the proposed search pipeline. A complexity vector **S** (components are operation-wise regularisation weights) is fed to a hypernetwork that emits architecture logits. Gumbel–Softmax sampling turns them into a relaxed one-hot choice for every edge, yielding a latency-aware, trainable super-network.

2 Computational Experiments

2.1 Experimental setup

Dataset. We use the Fashion-MNIST benchmark (60 000 training / 10 000 test images, 10 classes).

Search space. Each candidate network is built from three identical cells; every cell contains four intermediate nodes fully connected by directed edges. Each edge may execute one of three primitives: 3×3 depth-wise convolution, 3×3 max-pooling, or identity (mapping the input directly to the output).

Training protocol. Weights w and hypernetwork parameters a are trained from scratch for 20 epochs with the Adam optimiser. The Gumbel–Softmax temperature is annealed linearly from t=1.0 to t=0.2. All experiments run on a single NVIDIA RTX 3080 GPU; the complete search takes under four hours.

Evaluation protocol. After training, we *freeze* the hypernetwork and sample three discrete architectures corresponding to the following preset complexity vectors:

(A)
$$(0.33, 0.33, 0.33)$$
, (B) $(0.15, 0.15, 0.70)$, (C) $(0.70, 0.15, 0.15)$,

where the coordinates penalise convolution, identity, and pooling operations, respectively.

2.2 Results and discussion

Table 1: Quantitative comparison of the sampled architectures.

| | (A) uniform | (B) conv. penalty | (C) pool. penalty |
|------------------------|-------------|-------------------|-------------------|
| Test accuracy [%] | 82.5 | 79.2 | 85.0 |
| Parameter count | 38304 | $\mathbf{5120}$ | 143488 |
| # Pooling layers | 12 | 17 | 0 |
| # Convolution layers | 6 | 0 | 13 |
| # Identity connections | 10 | 11 | 15 |

Figure 2 visualises how the choice of the complexity vector shapes the architecture, while Table 1 reports key quantitative metrics. Several observations stand out:

• Controllable complexity. Penalising convolutions (profile B) eliminates them entirely, resulting in an ultra-compact model with only 5k parameters. Conversely, penalising pooling




Figure 2: Operation statistics of the three sampled architectures: (A) uniform regularisation, (B) heavy penalty on convolutions, (C) heavy penalty on pooling.

(profile C) encourages the hypernetwork to favour convolutions, increasing both parameter count and accuracy.

- Accuracy—latency trade-off. Although profile B sacrifices 3.3 pp of accuracy relative to the baseline (A), it reduces the number of MAC-intensive operations and therefore the expected latency—highly desirable for edge devices.
- Single training run. All three architectures originate from the *same* trained hypernetwork; no additional architecture search is required when the hardware budget changes.

These results confirm that the proposed single-level, hardware-aware NAS framework enables fine-grained control over model complexity without compromising search efficiency.

3 Conclusion

We have presented a unified neural architecture search framework that combines a simplex-based complexity vector, a latency-aware objective inspired by FBNet, and hypernetwork-driven Gumbel–Softmax sampling. Unlike bilevel DARTS, our formulation trains weights and structure in a singleloop, dramatically simplifying optimisation.

4 NEW: Problem Statement

4.1 Hardware-aware formulation

Let $\mathfrak{D} = \{(x_i, y_i)\}_{i=1}^{\mathcal{N}}$ be a classification dataset with inputs $x_i \in \mathbf{X}$ and labels $y_i \in \mathbf{Y}$. Our goal is to discover a neural architecture that attains high predictive accuracy and satisfies hardware constraints—most notably the end-to-end inference latency on a target device. We follow the latency–driven design philosophy of FBNet [4], where *measured* operation delays are used instead of proxy metrics such as FLOPs.

4.2 Hypernetwork-driven search space

As in differentiable NAS, a candidate network is assembled from repeated *cells* whose internal connectivity is fixed while the operation on each edge is chosen from a finite set $\mathcal{G} = \{g^{(1)}, \dots, g^{(k)}\}$. Instead of learning a separate set of continuous mixing coefficients for every edge, we generate them with a *hypernetwork* [5]. Concretely, let

$$\mathbf{S} \in \Delta^{k-1} = \left\{ \mathbf{S} \in \mathbb{R}^k \,\middle|\, \sum_{j=1}^k S_j = 1, \, S_j \ge 0 \right\}$$

be a **complexity vector** sampled once per mini-batch from the uniform distribution over the simplex. A learnable hypernetwork $H_a: \Delta^{k-1} \to \mathbb{R}^?$, parameterised by a, maps S to the matrix of logits $\alpha = H_a(S)$, one k-dimensional row per edge (i, j).

For every edge we draw a one-hot vector

$$\gamma_{(i,j)} \sim \text{Gumbel-Softmax}(\alpha_{(i,j)}, t),$$

so that edge (i,j) executes operation $g_{(i,j)}(\cdot) = \sum_{m=1}^k \gamma_{(i,j)}^{(m)} g^{(m)}(\cdot)$. The temperature t is annealed during training, gradually turning the relaxed architecture into a discrete one.

4.3 Single-level objective

Each primitive $g^{(m)}$ is associated with a measured latency $L^{(m)}$ on the target hardware; the latency of a sampled architecture γ is Latency(γ) = $\sum_{(i,j)\in\mathcal{E}}\sum_{m=1}^k \gamma_{(i,j)}^{(m)} L^{(m)}$. We jointly learn network weights \boldsymbol{w} and hypernetwork parameters \boldsymbol{a} by minimising a single-level loss:

$$\min_{\boldsymbol{w}.\boldsymbol{a}} \; \mathbb{E}_{\mathbf{S} \sim \mathcal{U}(\Delta^{k-1})} \; \mathbb{E}_{\boldsymbol{\gamma} \sim \mathrm{GS}(H_{\boldsymbol{a}}(\mathbf{S}),t)} \Big[\, \mathcal{L}_{\mathrm{task}}(\boldsymbol{w},\boldsymbol{\gamma}) \; + \; \kappa \; \mathrm{Latency}(\boldsymbol{\gamma}) \Big],$$

where \mathcal{L}_{task} is the cross-entropy loss on the training data and $\kappa > 0$ controls the accuracy-latency trade-off

References

- [1] Han Cai, Ligeng Zhu, and Song Han. Proxylessnas: Direct neural architecture search on target task and hardware, 2019. https://arxiv.org/abs/1812.00332.
- [2] Thomas Elsken, Jan Hendrik Metzen, and Frank Hutter. Neural architecture search: A survey. Journal of Machine Learning Research, 20(55):1–21, 2019.
- [3] Hanxiao Liu, Karen Simonyan, and Yiming Yang. Darts: Differentiable architecture search. In *International Conference on Learning Representations*, 2019.
- [4] Bichen Wu, Xiaoliang Dai, Peizhao Zhang, Yanghan Wang, Fei Sun, Yiming Wu, Yuandong Tian, Peter Vajda, Yangqing Jia, and Kurt Keutzer. Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search. In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR)*, June 2019.
- [5] Konstantin Yakovlev, Olga Grebenkova, Oleg Bakhteev, and Vadim Strijov. Neural architecture search with structure complexity control. In Recent Trends in Analysis of Images, Social Networks and Texts, pages 207–219, 2022.