MM5290*16,384-Bit (16,384 × 1) Dynamic RAM

General Description

*See the MSTTM Program page 3.

The MM5290 is a 16,384 x 1 bit dynamic RAM. It features a multiplexed address input with separate row and column strobes. This added flexibility allows the MM5290 to be used in page mode operation.


The MM5290 must be refreshed every 2 ms. This can be accomplished by performing any cycle which brings the Row Address Strobe active including a RAS-only cycle at each of the 128 row addresses.

N-channel double-poly silicon gate technology, developed by National, is used in the manufacture of the MM5290. This process combines high density and performance with reliability. Greater system densities are achievable

by the use of a 16-pin dual-in-line package for the MM5290.

Features

- Access times: 150 ns, 200 ns, 250 ns
- Low power: 528 mW max
- TTL compatible: all inputs and output
- Gated CAS—noncritical timing
- Read, Write, Read-Modify-Write and RAS-only Refresh cycles
- Page mode operation
- Industry standard 16-pin configuration



or MM5290N-4

Absolute Maximum Ratings (Note 1)

Storage Temperature

-65°C to +150°C

Power Dissipation

1W

Voltage on Any Pin Relative to VBB

-0.3V to +20V

 $(V_{SS}-V_{BB}\!\geq\!4.5V)$

Lead Temperature (Soldering, 10 seconds)

300°C

Recommended DC Operating Conditions

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
Тд	Ambient Temperature	0	70	°C	
VDD	Supply Voltages	10.8	13.2	V	2, 3
V _{CC}	-	4.5	5.5	V	2, 3
V_{SS}		0	0	V	2, 3
VBB		-4.5	-5.5	V	2, 3
VIHC	Input High Voltage, RAS, CAS, WE	2.7	7.0	V	2
ViH	Input High Voltage, A0-A6, DI	2.4	7.0	V	2
ViL	Input Low Voltage, All Inputs	-1.0	0.8	V	2

DC Electrical Characteristics Over the range of Recommended DC Operating Conditions unless otherwise noted

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I _{DD1}	Operating Current		35	mA	4
^I CC1	Average Power Supply Operating Current				5
[[] BB1	(RAS, CAS Cycling; tRC = tRC MIN)		200	μΑ	
IDD2	Standby Current		1.5	mÁ	
I _{CC2}	Power Supply Standby Current (RAS = VIHC,	-10	10	· μA	
882	DO = High Impedance)		100	μΑ	
lDD3	Refresh Current		25	· mA	4
lCC3	Average Power Supply Current, Refresh Mode	-10	10	μΑ	İ
IBB3	(RAS Cycling, CAS = VIHC; tRC = tRC MIN)		200	μΑ	
IDD4	Page Mode Current		27	mA	4
ICC4	Average Power Supply Current, Page Mode				5
IBB4	(RAS = V _{IL} , CAS Cycling; t _{PC} = 225 ns)		200	μΑ	
[‡] I(L)	Input Leakage	-10	10	μΑ	
	Input Leakage Current, Any Input				
	$(V_{BB} = -5V, 0V \le V_{IN} \le 7V, All Other$				
	Pins not Under Test = 0V)			٠.	
¹ O(L)	Output Leakage	~10	10	μΑ	
	Output Leakage Current (DO is Disabled,				
	$0V \le V_{OUT} \le 5.5V$				
	Output Levels		,		
∨он	Output High Voltage (I _{OUT} = -5 mA)	2.4		ν	
VOL.	Output Low Voltage (IOUT = 4.2 mA)		0.4	. V	
CAPACITANO	CE CONTRACTOR OF THE CONTRACTO	-	:		
Cl	Input Capacitance A0-A6, DI		5	pF	6
CC	Input Capacitance RAS, CAS, WE		10	ρF	6
CO	Output Capacitance, DO		7	pF	6

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Recommended DC Operating Conditions" provides conditions for actual device operation.

Note 2: All voltages referenced to V_{SS}. When applying voltages to the device, V_{DD}, V_{CC} or V_{SS} should never be 0.3V more negative than V_{BB}.

Note 3: Several cycles are required after power-up before proper device operation is achieved. Any 8 RAS cycles are adequate for this purpose.

Note 4: IDD1, IDD3, and IDD4 depend on cycle rate.

Note 5: I_{CC} depends on output load.

Note 6: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation $C = I\Delta t/\Delta V$. Capacitance is guaranteed by periodic testing.

AC Electrical Characteristics

Over the range of Recommended DC Operating Conditions unless otherwise noted

SYMBOL	PARAMETER	MM5290-2		MM5290-3		MM5290-4		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random Read or Write Cycle Time	375		375		410		ns	7,8
†RWC	Read-Write Cycle Time	375		375		515		nŝ	7,8
tPC	Page Mode Cycle Time	170		225		275		ns	
†RAC	Access Time from RAS		150		200		250	ns	9, 11
tCAC	Access Time from CAS		100		135		165	ns	10, 1
tOFF	Output Buffer Turn-Off Delay	0	40	0	50	0	60	nş	12
tŢ	Transition Time (Rise and Fall)	3	35	3	50	3	50	ns	
^t RP	RAS Precharge Time	100		120		150		ns	
tras	RAS Pulse Width	150	10,000	200	10,000	250	10,000	ns	
tRSH	RAS Hold Time	100		135	1	165		ns	
tCSH	CAS Hold Time	150		200	1	250		ns	
tCAS	CAS Pulse Width	100	10,000	135	10,000	165	10,000	ns	
tRCD	RAS to CAS Delay Time	20	50	25	65	35	85	ns	9
tCRP	CAS to RAS Precharge Time	-20		-20	Ì	-20		ns	
tASR	Row Address Set-Up Time	0	}	0		0	1	ns	
tRAH	Row Address Hold Time	20	1	25		35		ns	
tASC	Column Address Set-Up Time	-10		-10		-10		ns	
†CAH	Column Address Hold Time	45		55		75		ns	
^t AR	Column Address Hold Time Referenced to RAS	95		120		160		ns	
^t RCS	Read Command Set-Up Time	0		0		0		ns	
[†] RCH	Read Command Hold Time	0		0		0		ns	
tWCH	Write Command Hold Time	45		55		75		ns	
[‡] WCR	Write Command Hold Time Referenced to RAS	95	1	120		160		คร	
twp	Write Command Pulse Width	45		55		75		ns	
^t RWL	Write Command to RAS Lead Time	60		80		100		ns	
tCWL .	Write Command to CAS Lead Time	60		80		100		ns	
tDS	Data-In Set-Up Fime	0		0		0		ns	13, 14
tDH	Data-In Hold Time	45		55		75		ns	13, 1
[†] DHR	Data-In Hold Time Referenced to RAS	95		120		160		ns	ļ
tCP	CAS Precharge Time (for Page Mode	60	·	80		100		ns	
- -	Cycle Only)				1		1		
†REF	Refresh Period		2		2		2	ms	
twcs	WE to CAS Set-Up Time	20		-20	1	20		ns	14
¹CWD	CAS to WE Delay	70		95		125		ns	15
^t RWD	RAS to WE Delay	120		160		200		ns	15

Note 7: The specifications for tRC(MIN) and tRWC(MIN) are used only to indicate cycle time at which proper operation over the full temperature range is guaranteed.

Note 8: Transition times are measured between VIHC or VIH and VIL. Timing measurements are made between VIHC(MIN) or VIH(MIN) and VIL(MAX), and assume t_T = 5 ns.

Note 9: Assumes row-limited access, i.e., $t_{RCD} \le t_{RCD(MAX)}$. If this condition is not satisfied, then note 10 applies.

Note 10: Assumes column-limited access, i.e., tRCD > tRCD(MAX).


Note 11: Equivalent load is 2 standard TTL inputs plus 100 pF.

Note 12: $\overline{\text{CAS}}$ going high disables the Data Output. t_{OFF} is the delay to the high impedance state.

Note 13: These parameters are referenced to the negative edge of CAS in an early-write cycle and to the negative edge of WE in a Read-Modify-Write cycle. (See Note 12).


Note 14: If twcs \geq twcs(MIN), the Data Output is guaranteed to remain in the high impedance state for the duration of the cycle. This is the "early-write" cycle.

Note 15: If t_{CWD} ≥ t_{CWD}(MIN) and t_{RWD} ≥ t_{RWD}(MIN), the Data Output will contain the original data in the selected cell. This is the Read-Modify-Write cycle. If either of these conditions is not satisfied, the output will be indeterminate unless the early-write condition of Note 12 is met.




Switching Time Waveforms (Continued)

Read-Write Cycle, Read-Modify-Write Cycle



RAS-Only Refresh Cycle



Note. $\overline{CAS} = V_{IHC}$, $\overline{WE} = don't care$

