



Amplifier and A/D
Converter Control
for
Spartan-3E Starter Kit

Ken Chapman Xilinx Ltd 23rd February 2006

Limitations

Limited Warranty and Disclaimer. These designs are provided to you "as is". Xilinx and its licensors make and you receive no warranties or conditions, express, implied, statutory or otherwise, and Xilinx specifically disclaims any implied warranties of merchantability, non-infringement, or fitness for a particular purpose. Xilinx does not warrant that the functions contained in these designs will meet your requirements, or that the operation of these designs will be uninterrupted or error free, or that defects in the Designs will be corrected. Furthermore, Xilinx does not warrant or make any representations regarding use or the results of the use of the designs in terms of correctness, accuracy, reliability, or otherwise.

Limitation of Liability. In no event will Xilinx or its licensors be liable for any loss of data, lost profits, cost or procurement of substitute goods or services, or for any special, incidental, consequential, or indirect damages arising from the use or operation of the designs or accompanying documentation, however caused and on any theory of liability. This limitation will apply even if Xilinx has been advised of the possibility of such damage. This limitation shall apply not-withstanding the failure of the essential purpose of any limited remedies herein.

This design module is <u>not</u> supported by general Xilinx Technical support as an official Xilinx Product. Please refer any issues initially to the provider of the module.

Any problems or items felt of value in the continued improvement of KCPSM3 or this reference design would be gratefully received by the author.

Ken Chapman Senior Staff Engineer – Spartan Applications Specialist email: chapman@xilinx.com

The author would also be pleased to hear from anyone using KCPSM3 or the UART macros with information about your application and how these macros have been useful.



Design Overview

This design outlines the fundamental operation of the Linear Technology LTC1407A-1 dual channel Analogue to Digital converter (A/D) and LTC6912-1 dual channel programmable amplifier provided on the Spartan-3E Starter Kit. The design illustrates how PicoBlaze can be used to control these devices as well as present results on the LCD display. It is hoped that the design may form the basis for future PicoBlaze designs as well as provide a general introduction to the analogue inputs. Some exercises are suggested to encourage further self study.

Linear Technology LTC6912-1 dual channel programmable amplifier

The design focuses on the **VINA** analogue input provided on J7. The design contains all the 'hooks' for controlling and reading the VINB channel but information about the VINA channel is presented on the LCD display.

In this example a wire link is being used to connect VINA to the 1.8v supply test point J27. There are numerous test points which can be used to exercise the design.

COUNTY STATE OF THE PARTY OF TH

Linear Technology
LTC1407A-1 dual channel
Analogue to Digital
converter

8 LEDs
Simple binary count used to indicate design is working. Advances at 1 second intervals.

<u>Try it now – it only takes 30 seconds!</u>

As well as the source design files, a compiled configuration bit file is provided which you can immediately download into the Spartan XC3S500E device on your board. It is recommended that you try this to become familiar with what the design does before continuing to read. To make this task really easy the first time, unzip all the files provided into a directory and then....

double click on 'install picoblaze amp adc control.bat'.

Assuming you have the Xilinx software installed, your board connected with the USB cable and the board powered (don't forget the switch), then this should open a DOS window and run iMPACT in batch mode to configure the Spartan-3E with the design.

Use 'North' and 'South' buttons to adjust amplifier gain

Voltage level at the VINA input




Relative voltage level at the input to the A/D converter Actual 14-bit value from A/D converter

Analogue Inputs Overview

This overview is not intended to replace the Linear Technology data sheets and you are recommended to consult the LTC1407A-1 and LTC6912-1 data sheets to review the full range of features these devices offer as well as check the operating specifications particularly in relation to analogue inputs.

The LTC6912-1 provides two independent **inverting** amplifiers. Signals are amplified relative to 1.65v. The gain of each amplifier is programmable from -1 to -100 which enables signals as small as ±12.5mV to apply full scale inputs to the A/D converters.

The LTC1407A-1 provides two analogue to digital converters. Both analogue inputs are sampled simultaneously when the AD-CONV signal is applied.



Important hint - The SPI bus signals (SDI, SDO and SCK) are shared by other devices on the board.

It is vital that other devices are disabled when communicating with the Amplifier or A/D converter.

Analogue Input Conversion


These two worked examples indicate the ideal response of the analogue inputs and derive the formula for this board. In practice, there will be slight variations in reference voltages and system noise which will make such precise results impossible to obtain.


<u>Hint</u> – 1.2v and 1,8v are nominal supply voltages available on the board at test points J24 (near on/off switch) and J27 (near BTN west). Use these with the design provided to compare results.

Digital Output =
$$\frac{(V_{IN} - 1.65) \times Gain}{1.25} \times 8192$$
 Where Digital Output is 14-bit twos complement. Gain is negative (inverting). Available Gain figures are -1, -2, -5, -10, -20, -50 and -100.

Although the actual voltage being applied to the input is $V_{\rm IN}$ the amplifier observes this relative to the reference voltage. Therefore the input, as far as the amplifier is concerned, is $V_{\rm IN}{-}V_{\rm REF}$

As far as the input to the A/D converter is concerned, the output from the amplifier is $(V_{IN}-V_{REF})\times Gain$. However, do not allow yourself to be confused. If you measure this signal, you will find that it is higher by V_{REF} .





Typical Results



These photographs of the LCD display were all taken whilst the VINA input was connected to the 1.8V test point at J27.

Since 1.8v is larger than the 1.65v reference level the input to the amplifier is positive (0.15v). Therefore the input to the A/D converter is negative relative to the 1.65v reference level. This negative value obviously becomes larger as the gain is increased.

Gain=-1 A/D input =
$$0.15v \times -1 = -0.15v$$

Gain=-2 A/D input = $0.15v \times -2 = -0.30v$
Gain=-5 A/D input = $0.15v \times -5 = -0.75v$
Gain=-10 A/D input = $0.15v \times -10 = -1.50v - Too$ big!

In practice we can see the values are not perfect. This will be due to the actual 1.8v supply and the 3.3v supply combined with R129 and R132 which form the 1.65v reference.

<u>Exercise</u> – Use a calibrated voltmeter to measure the reference level on your board (R129-R132) and modify the constants VREF_lsb and VREF_msb in the PicoBlaze program to increase accuracy.

-With the gain set to 10, the A/D input has exceed the negative limit of -1.25v and it is no longer possible to work out how high the actual VINA input is above the maximum it can measure. The display indicates this with the > sign.



This sequence show the LCD display whilst the VINA input was connected to the 1.2V test point at J24.

Since 1.2v is smaller than the 1.65v reference level the input to the amplifier is negative (-0.45v). Therefore the input to the A/D converter is positive relative to the 1.65v reference level and again becomes larger with increased gain.

```
Gain=-1 A/D input = -0.45v \times -1 = 0.45v

Gain=-2 A/D input = -0.45v \times -2 = 0.90v


Gain=-5 A/D input = -0.45v \times -5 = 2.25v - Too big!
```

Exercise – The reference value on the board used in these photographs was measured and found to be 1.72v. Recalculate the values expected with a 1.2v input and also determine what the actual 1.2v supply was on this board.



Amplifier SPI Control

The **S**erial **P**eripheral Interface (SPI) is formally described as being a full-duplex, synchronous, character-oriented channel employing a 4-wire interface. As each bit is transmitted by the master, the slave also transmits a bit allowing one byte to be passed in each direction at the same time. In this case the PicoBlaze in the Spartan-3E is the master and the SPI Amplifier is the slave.




AMP-CS

Communication is only possible with the LTC6912-1 device when the select signal (AMP-CS) is Low. Therefore the PicoBlaze master is responsible for driving AMP-CS Low before transmitting and receiving a command byte and then driving AMP-CS High. It is the act of driving AMP-CS High which actually causes the amplifier to use the new gain setting for both channels.

Looking specifically at the LTC6912-1 Amplifier, each communication is formed of 1 byte or 8-bits. Inside the Amplifier, the SPI interface is formed by an 8-bit shift register. As a new 8-bit command byte is transmitted to it, the byte previously sent is echoed back to the master. In order to use the amplifier this response can be ignored, however, it is a useful to confirm correct communication is taking place and it is read back in the supplied PicoBlaze code.

PicoBlaze needs to transmit each byte most significant bit first. So bit 7 is transmitted and received first and bit 0 is transmitted and received last.



When all bits have been transmitted and the AMP-CS driven High, the amplifier interprets the bits in the shift register to set the gain of both amplifiers as described here.

Note: AMP-DO is always active and therefore can not share the same SDO signals as other devices. It therefore has a separate input to the Spartan-3E which PicoBlaze reads.


A_3	A ₂	A ₁	A ₀	
B ₃	B_2	B ₁	B ₀	Gain
0	0	0	1	-1
0	0	1	0	-2
0	0	1	1	-5
0	1	0	0	-10
0	1	0	1	-20
0	1	1	0	-50
0	1	1	1	-100



Amplifier SPI Detail

Each bit is transmitted or received relative to the SCK clock. The system is fully static and any clock rate up to the maximum of ~10MHz supported by the LTC6912-1 is possible. Remember to check all timing parameters in the LTC2624-1 data sheet if you intend working at or close to the maximum speed.

<u>Hint</u> - As SPI interfaces go, it should be noted that the LTC2624-1 SPI interface is relatively slow. Even though the supplied PicoBlaze software based communication is also relatively slow, some care was required to ensure none of the timing specifications were violated. It would be very easy to violate them with a hardware based implementation. To emphasize the point, some key timing specification have been annotated on the timing diagram below.



This timing diagram has been created approximately to scale assuming that the highest speed SCK is being used (minimum of 50ns Low and 50ns High). The LTC6912-1 captures data (SDI) on the rising edge of SCK, so the data needs to be valid for at least 30ns before the rising edge. The LTC6912-1 outputs data (AMP-DO) on the falling edge of SCK. This output may take up to 85ns, so if the AMP-DO value needs to be read, then it is advisable to delay the reading of this signal as long as possible or operate at a slower clock speed. As the above diagram indicates, it is definitely not possible for the master to read AMP-DO using the next rising edge of SCK if the maximum clock rate is being used.

Note that bit 7, the MSB, is the first to be transmitted after AMP-CS is driven Low.

The previous value of bit 7 must be read before the first falling edge of SCLK is transmitted otherwise it will be missed.



Software Amplifier Communication

PicoBlaze is used to implement the SPI communication 100% in software. The Amplifier setting routine is shown below. The s2 register is used to set both the A and B amplifiers. On return, the s2 register contains the previous command byte value which can be used to verify the setting.


```
set amp: CALL SPI init
                                                ; ensure known state of bus and s0 register
                                                                                                               AMP-CS
                                                ; select Low on Amplifier chip select
                  XOR s0, SPI amp cs
                                                                                                                Low
                  OUTPUT s0, SPI control port
                  LOAD s1, 08
                                                :8-bits to transmit and receive
next amp SPI bit: OUTPUT s2, SPI output port
                                               ; output data bit
                  XOR s0, SPI sck
                                                ; clock High (bit0)
                                                                                                                Communication
                  OUTPUT s0, SPI control port ; drive clock High
                  INPUT s3, SPI input port
                                                :read input bit
                  TEST s3, SPI amp sdi
                                                :detect state of received bit
                  SLA s2
                                                ; shift new data into result and move to next transmit bit
                  XOR s0, SPI sck
                                                :clock Low (bit0)
                  OUTPUT s0, SPI_control_port ; drive clock Low
                                                :count bits
                  SUB s1, 01
                  JUMP NZ, next amp SPI bit
                                                repeat until finished
                  XOR s0, SPI amp cs
                                                ; deselect the amplifier
                  OUTPUT s0, SPI control port
                                                                                                              AMP-CS
                  RETURN
                                                                                                                Hiah
```


Note that the routine is reading and testing the AMD-D0 signal.



Amplifier Communication Timing

The routine generates SCK. Since every PicoBlaze instruction executes in 2 clock cycles and the design uses the 50MHz clock source on the board, the actual SPI bit rate can be determined. Although this is not as fast as the hardware can support, it keeps the design small and flexible.





This oscilloscope screen shot shows the SPI communication with the Amplifier. SDI and SCK were observed at the J12 connector and AMP-DO and AMP-CS were duplicated to J12 pins IO9 and IO10 to allow convenient connection of probes.

<u>Hint</u> – Always exploit programmable devices during development.

It can be seen that the SCK rate is the predicted 2.5MHz and the total communication time is approximately $3.3\mu s$.


The B channel is defined by the first 4 bits transmitted and is being set consistently to '0001'. Therefore the first 4-bits of AMP-DO are also '0001'.

The A channel is being modified. '0011' is being set into the lower four bits and the previously set value of '0100' is being read back.



A/D SPI Control

It is probably fair to say that whilst the LTC1407A-1 device has a serial interface with a couple of similarly named pins to other SPI devices, it really is a little different to work with and it is useful that PicoBlaze can be programmed to accommodate the special requirements.




AD-CONV

The rising edge of this signal is used to trigger the sampling of the analogue inputs, to start the conversion and start the serial data transfer. This is really quite different to the chip select found on most SPI devices.

The accurate timing of regularly spaced AD-CONV pulses would be fundamental to any digital signal processing (DSP) algorithms but more sporadic sampling can be useful in monitoring applications.


A typical communication requires 34 cycles to be provided by the master following the rising edge of AD-CONV. Of these 34 cycles, 6 cycles result in SDO being driven tri-state (high impedance) as indicated by the grey boxes and timing diagram below. The remaining cycles transfer the two 14-bit signed values most significant bit first.



A/D SPI Detail

The SDO output of the LTC1407A-1 device changes as a result of the rising edge of the applied SCK clock. This again is different to most slave devices which change their output on the falling edge of SCK.

Since the device does not have a conventional chip select control, it is also vital that adequate SCK cycles are applied to ensure the SDO output is left in tristate (high impedance) such that it can not interfere with other devices sharing the SPI bus. It is therefore advisable to use the typical 34 cycle sequence.



The maximum sample rate supported by the LTC1407A-1 is 1.5MHz. This is only possible if the maximum rate of SCK is used for conversion and communication.



Software A/D Communication

PicoBlaze is used to implement the SPI communication 100% in software. The A/D reading routine is shown below. The reading always results in samples being acquired for both channels. On return, the register pair [s9,s8] contains the value for Channel and the register pair [s7,s6] contains the value for Channel 1.

```
adc read: CALL SPI init
                                            ; ensure known state of bus and s0 register
              XOR s0, SPI adc conv
                                            ; Pulse AD-CONV High to take sample and start
              OUTPUT s0, SPI control port ; conversion and transmission of data.
              XOR s0, SPI adc conv
                                            : AD-CONV Low
              OUTPUT so, SPI control port
              LOAD s1, 22
                                           ;34 clocks to read all data
next adc bit: XOR s0, SPI sck
                                            ; clock High (bit0)
              OUTPUT s0, SPI control port ; drive clock High
              XOR s0, SPI sck
                                            :clock Low (bit0)
              OUTPUT s0, SPI control port ; drive clock Low
              INPUT s3, SPI input port
                                           ; read input bit
              TEST s3, SPI sdi
                                            :detect state of received bit
              SLA s6
                                            ; shift new data into result registers
              SLA s7
              SLA s8
              SLA s9
              SUB s1, 01
                                           :count bits
                                           ; repeat until finished
              JUMP NZ, next adc bit
              SRX s9
                                            ; sign extend 14-bit result in [s9,s8]
              SRA s8
              SRX s9
              SRA s8
              SRX s7
                                            ; sign extend 14-bit result in [s7,s6]
              SRA s6
              SRX s7
              SRA s6
              RETURN
```

AD-CONV pulse High


Serial Communication

Right justify with sign extension the 14-bit values in the 16-bits provided by each register pair.




A/D Communication Timing

Since every PicoBlaze instruction executes in 2 clock cycles and the design uses the 50MHz clock source on the board, the actual SPI bit rate can be determined. Although this is not as fast as the hardware can support, it keeps the design small and flexible.




The following oscilloscope traces of the SPI signals observed at the J12 and J4-IO11 connectors shows the timing of the SCK and data signals.



Design Files

The source files provided for the reference design are.....



Note: The file shown in **green** is <u>not</u> included with the reference design as it is provided with PicoBlaze download. Please visit the PicoBlaze Web site for your free copy of PicoBlaze, assembler, JTAG_loader and documentation.

www.xilinx.com/picoblaze



PicoBlaze Design Size


The images and statistics on this page show that the design occupies just 128 slices and 1 BRAM. This is only 2.8% of the slices and 5% of the BRAMs available in an XC3S500E device and would still be less than 14% of the slices in the smallest XC3S100E device.

MAP report


Number of occupied Slices: 128 out of 4,656 2% Number of Block RAMs: 1 out of 20 5% Total equivalent gate count for design: 76,260

PicoBlaze makes extensive use of the distributed memory features of the Spartan-3E device leading to very high design efficiency. If this design was replicated to fill the XC3S500E device, it would represent the equivalent of over 1.5 million gates. Not bad for a device even marketing claims to be 500 thousand gates ©


FPGA Editor view



Floorplanner view







PicoBlaze Program

This information is intended to give a guide to the way in which the PicoBlaze assembler code is organised. It is not intended to be a lesson in how to write assembler code or explain how PicoBlaze works. Please refer to the documentation for PicoBlaze (KCPSM3).

