
## MIPS COMPUTER ON FPGA

Supervisor: Professor Layla Abou Hadid

Team: Mostafa Abd El-Aziz

### **Overview**

- The target of the project is to build a general-purpose computer system on FPGA.
- General-purpose computer?
- FPGA: Spartan-3E chip on Nexys II development board.




#### WHY?

- Argument: There are tons of MIPS processors implemented in VHDL and Verilog!
- Fallacy: MIPS processors... not MIPS computers.
- Research the capabilities of FPGAs vs. capabilities of modern microcomputers.
- Computer architecture education in CSED (That's why we chose MIPS).
- Processor-oriented education vs. system-oriented education (Clements vs. Peterson).
- Fun.

#### Goal

- General-purpose computer:
  - Capabilities?
  - o Limitations?
  - Users: Gamers Students Hobbyists
- <u>Processor:</u> MIPS-I ISA (pipeline, cache, and paging).
- Interfaces: VGA (output) and PS/2 (input).
- Hardware: MIPS processor + I/O interfaces in VHDL.
- Software: Firmware and OS [Quafios].




#### **Outline**

- High-Level Architecture
- System components:
  - Processor
  - Memory
  - VGA
  - PS/2 Keyboard
  - Interrupt Subsystem
  - Timer
- Emulation
- Software
  - Firmware
  - o OS
- Conclusion

#### **Outline**

- High-Level Architecture
- System components:
  - Processor
  - Memory
  - VGA
  - PS/2 Keyboard
  - Interrupt Subsystem
  - Timer
- Emulation
- Software
  - Firmware
  - o OS
- Conclusion


## **System Architecture**




#### Challenges:

- Low clock rate.
- LUTs, multiplexers, adders, etc...
- Block RAMs: only 20 slices.
- Limited distributed RAM.
- Timing constraints!
- These limited resources led to various design decisions:
  - The choice of MIPS architecture (RISC merits).
  - Direct-mapped TLB and caches.
  - Text-mode VGA.
  - Precise exceptions.

## System Architecture: High Level



# System Architecture: High Level




#### **Outline**

- High-Level Architecture
- System components:
  - Processor
  - Memory
  - VGA
  - PS/2 Keyboard
  - Timer
  - Interrupt Controller
- Emulation
- Software
  - Firmware
  - o OS
- Conclusion


## **Central Processing Unit (1/6)**

- The CPU consists of three components:
  - The core (pipeline).
  - Caching sub-system: instruction cache and data cache.
  - Software-controlled translation-lookaside buffer (TLB).
- The CPU is actually an implementation of MIPS-I instruction set architecture:
  - 58 instructions: memory access, ALU, branch/jump, and misc instructions.
  - 32 general purpose registers + HI and LO registers.
- Additions (compatible with IDT's R3000):
  - Control instructions: MFC0, MTC0, TLBR, TLBWI, and RFE.
  - o Control registers: Index, EntryLo, BadVaddr, EntryHi, SR, Cause, and EPC.
  - Transparent cache.
  - Software-controlled TLB.


## **Pipeline**



#### **Address Translation**



#### **Address Translation**




## **Memory (2/6)**


- MIPS-I physical address space is 4GB.
- Nexys II board contains two memory chips:
  - 16MB Pseudo-static RAM chip.
  - o 16MB ROM chip.
- VHDL interface between the chips and system bus.
- Memory-mapped I/O

Start Address	End Address	Size	Device
0x00000000	0x00FFFFFF	16MB	RAM
0×1E000000	0x1E003FFF	16KB	VGA
0×1E800000	0×1E800FFF	4KB	KBD (Keyboard Controller)
0×1E801000	0x1E801FFF	4KB	PIT (Programmable Interval Timer)
0×1E802000	0x1E802FFF	4KB	PIC (Programmable Interrupt Controller)
0×1F000000	0×1FFFFFFF	16MB	ROM


## VGA Interface (3/6)

- The image on screen is constructed in rectangular pattern (raster scan).
- Five signals control the display: HS, VS, R, G, and B.







#### **VGA Interface: CRT Screen**





- Nexys II board provides a DE15
   VGA port. HS and VS signals are directly connected to the Spartan 3E FPGA chip.
- Since R, G, and B are analog singnals, a DAC circuit is put between FPGA chip and VGA port.
- FPGA could produce 8 levels of red color, 8 levels of green, and 4 levels of blue (total 256 colors).







- Our task is to create an interface between VGA pins (the IOBs on FPGA board) and system bus.
- Analogous to the PC:








- Resolution: 720x400.
- Framebuffer size → VGA supports text mode only.
- 80 columns, 25 rows. Cell size: 9x16.
- Framebuffer consists of four 2Kx9 memories:
  - Character memory (bank 0)
  - Attribute memory (bank 1)
  - Font memory (bank 2 and 3).




## PS/2 Interface (4/6)

A PS/2 port is mounted on Nexys II board.




## **PS/2 Interface**

 When the user presses down (or up) one of the keys on the keyboard, a specific scan code is transmitted by the PS/2 keyboard (through CLK and DATA signals).




## **PS/2 Interface**

- When a scan code is sent over PS/2 cable, our PS/2 interface stores it in a buffer and interrupts the CPU. System software accesses a special register to read the contents of the buffer.
- Translation from AT scan codes to ASCII is done by software.




## **Programmable Timer (5/6)**

- Similar to programmable interval timer (PIT) chip in the PC world.
- Works as a programmable frequency divider for the input 50MHz clock.
- Could be used by the OS to trigger scheduler when a process is timed out.




## **Interrupt Controller (6/6)**

- Various interrupt sources: timer, keyboard, and VGA.
- Interrupt signals generated by these sources are fed into interrupt controller component, which manages priority and allows software to enable/disable the whole interrupt system.
- One interrupt signal between interrupt controller and CPU (removes the overhead of interrupt management from CPU).



## **Architecture Summary**

- System components:
  - o CPU
  - Memory (16MB RAM + 16MB ROM)
  - I/O devices (VGA, keyboard, timer, interrupt controller)
- All components are connected to a shared bus (system bus).
- Components are implemented in VHDL and uploaded to FPGA chip.




#### **Outline**

- High-Level Architecture
- System components:
  - Processor
  - Memory
  - VGA
  - PS/2 Keyboard
  - Timer
  - Interrupt Controller
- Emulation
- Software
  - Firmware
  - o OS
- Conclusion

#### **Emulation**

- One architecture; several implementations:
  - FPGA implementation.
  - VHDL simulation (very slow).
  - Emulator in C over GNU/Linux.
- The emulator replicates the architecture we explained earlier.
- Work on the emulator started with the start of the project. We used it to validate the design before testing on FPGA.



#### **Outline**

- High-Level Architecture
- System components:
  - Processor
  - Memory
  - VGA
  - PS/2 Keyboard
  - Timer
  - Interrupt Controller
- Emulation
- Software
  - Firmware
  - o OS
- Conclusion

#### **Firmware**

- Stored on the 16MB ROM chip.
- Aligned such that the physical address of the first instruction of the firmware program = MIPS Reset Vector.
- Tasks:
  - o Boots up the system.
  - Initializes hardware.
  - Performs PoST.
  - Loads the OS.
  - Provides an interface between the OS and hardware (before the OS loads its own drivers).

Alexandria University, Faculty of Engineering, Computer and Systems Eng. Dept.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* HIPS Microcomputer System on FPGA \*

MIPS-I 32-Bit CPU at 50MHz Memory Test: 8x86004000KB OK

No valid bootable medium found! drop to BIOS shell...

Welcome to MIPS computer shell. Type 'help' for command listing.



Alexandria University, Faculty of Engineering, Computer and Systems Eng. Dept.

-----

- HIPS Microcomputer System on FPGA -

MIPS-I 32-Bit CPU at SOME Memory Test: 16304KB OK

Loading boot/loader.bin (inode 4) to 0x30000000... done



Alexandria University, Faculty of Engineering, Computer and Systems Eng. Dept.

\*\*\*\*\*\*\*\*\*\*\*\* \* MIPS Microcomputer System on FPGA \*

\*\*\*\*\*\*\*\*\*\*\*

MIPS-I 32-Bit CPU at 50MHz

Memory Test: 14464KB



## **Operating System**


- We chose to port Quafios OS to our system.
- Quafios was written for IBM PC, but it was designed to be portable. So we
  only modified the architecture-dependent part of the kernel and added
  device drivers for our machine.
- Quafios kernel: monolithic
  - Architecture-dependant code.
  - Memory manager (pmem, kmem, umem).
  - Filesystem (VFS, diskfs, tmpfs, devfs, and sysfs).
  - Device drivers.
  - Process manager and scheduler.



Boot Quafios 2.0.1 (MIPS) in text mode

Boot from first storage medium Reboot

Thank you for using Quafios. Quafios is free software; any user has the freedom to run, copy, distribute, study, change and improve Quafios. For more information, please visit (http://www.quafios.com/).



#### **Outline**

- High-Level Architecture
- System components:
  - Processor
  - Memory
  - VGA
  - PS/2 Keyboard
  - Timer
  - Interrupt Controller
- Emulation
- Software
  - Firmware
  - o OS
- Conclusion

#### **Conclusion**

- We implemented a general-purpose computer using Nexys II FPGA board with Spartan-3E FPGA chip.
- Hardware:
  - CPU (implementation for MIPS-I instruction set with cache and TLB).
  - Memory interface: 16MB ROM chip + 16MB RAM chip.
  - I/O devices: VGA, keyboard, timer, and interrupt controller.
- Emulator.
- Software: Firmware + Quafios.
- Future Work:
  - Improvements for the pipeline.
  - Sound, USB, SDCard, Ethernet, and other interfaces.

## **Thank You**