

## Homework #5

### Problem 1

Consider the sequential circuit in Figure 5.31 where the adder is CLA. Its simplified circuit is shown in Figure 5.32. Assuming that the Flip-Flops register set-up time, clock-to-q, and clock-skew are each 0.1 ns, AND gate = 0.2 ns, and EXOR = 0.3 ns. Determine the upper bound for its clock frequency.

### Longest Path Delay

$$= \Delta_{AND} + \Delta_{EXOR} + \Delta_{AND} + \Delta_{Toflop}$$

$$= 0.2 \text{ ns} + 0.3 \text{ ns} + 0.2 \text{ ns} + 0.3 \text{ ns}$$

$$= 1.0 \text{ ns}$$

### Upper Bound Frequency

$$= \frac{1}{\text{Longest Path Delay}}$$

$$= \frac{1}{1.0 \text{ ns}}$$

$$= \boxed{1 \text{ GHz}}$$



Problem 3

Textbook problem 5.11 (FSD only)

