Homework #5

(Problem 1) Consider the sequential circuit in Figure 5.31 where the adder is CLA. Its Simplified circuit is shown in Figure 5.32. Assuming that the Flip-Flops register set-up time, clock-to-q, and dock-strew are each 0.1 as, IANO gate = 0.2 as, and EXOR = 0.3 as. Determine the upper bound for its clock frequency.

Longest Path Delay

- = DAND + DEXOR + DAND + A Topis
- = 0.2 ns + 0.3 ns + 0.2 ns + 0.3 ns
- = 1.0 ms

Upper Bound Frequency

= Longest Path Delay

= 1.095

= [GH2

Textbook problem S.II (FSD only) (Problem 3) 0=5 | C=X H=1/2=0 x=1/2=0 B X=1/2=0 X=0/2=0 X=0 |2=0 1=2/1=x D