
































BUS ISOLATION / POWER SEQUENCING PROTOTYPE
Physical acceptance required before connection to a host.



M1: remove onboard U2; carrier D1/D2 provide explicit supply OR-ing.
Remove R16/R19/R14. No secondary flash/PSRAM.
IRQ/NMI: firmware assert-low or release only.
RUN_N is module reset, separate from Apple II /RES.



Schematic prototype: physical qualification pending