CS M1518 HW4 Junhons Wang (504941113)

4.7

Instruction

RS RT

1010 1100 0110 0010 0000 0000 0001 0100

opcode

(Stove Word)

MERCRS]+ IMM] = RERT]

YO = 0

YI = -1

YZ = 1

YZ = 2

Y3 = -3

Y4 = -4


Y5 = 0


Y = 6


Y = 7

Y12 = 2

Y31 = -16









2

4.7.2




4.7.3



∴ PC + PC + 4

0.074

4




 $MU \times O$: If Reg Dst = 0, then 00011. Then 00010.

MUX 2 : 0000 0000 0000 0000 0000 0000 0001 0100

MUX 3 : PC+4

MUX @ : PC+4

4.7.5



Add (1): Top input is PC; Bottom input is 4.


Add 2 = Top input is PC+4;

Bottom input is 0000 0000 0000 0000 000 000 0101 0000.

ALU: Top input is -3 (decimal);

Bottom input is 0000 0000 0000 0000 0000 0001 0100;

Control input is 010.



Data Register 2 % 00010

If Regust = 0, then Write Register is 00000

If Result = 1, then Write Register is 00000


If Mem to Res = 0, then Write Data is 17 (decimal)

If Mem to Reg = 0, then Write Data is 17 (decimal)

If Mem to Reg = 1, then Write Data is 0 (decimal).

Regulite is 0.

Single Cycle Datapath with blt, jal, ir instructions



Main Controller

Input or Output	Sismal Name	Reformed	lw	SW	3	be 4	bit	jal	jr
Input	op code	000000	1000 11	101011	000010	000 00	000001	000011	conto
	Rey DSt	l	O	×	*	×	X	X	×
	ALUSTO	0	1	١	×	0	0	X	X
Outputs	Memito Res	0	١	×	×	×	×	X	X
	"Res Write	1	l	0	0	0	0	1	0
	Memkend	0)	0	0	0	0	0	0
	Manwrite	0	0	1	0	0	0	0	0
	Brandh	0	0	0	×	ı	0	X	X
	Tump	Ø	0	D	١	0	0	1	X
	ALUOP	10	00	00	XX	01	11	××	XX
	Branch 2	0	0 .	0	0	6	1	0	×
	JumpLink	0	0	X	X	×	X	1	×
	Jump Res	0	0	0	0	0	0	0	1

ALU controller

Opcode	ALUOP	instruction	function	ALU Action	ALU CTI	
1m	00	load word	XXXXXX	add	010	
Sw	00	store ward	XXXXXX	add	010	
ped	01,	branch equal	XXXXX	subtract	110	
616	4.1	branch less than	x	SLT	111	
4,		add	100000	add	010	
R-type	10	subtract	100010	subtract		
	-	AND	100100	AND	110	
A Marc		OR	100 101	OR	000	
	1	FLT	101010	SLT	00	
					111	