
PROIECT CIRCUITE INTEGRALE DIGITALE

Automatul de tranzitie





Bistabil D

A.

r	Action				
1	1 x				
0	_₹	Q⁺= D			
othe	Wait				

Rezolvarea proiectului pe hartie





Sursa de design pentru MUX4:1

```
35
36 entity mux4 is
     Port ( i0 : in STD LOGIC;
38 !
              i1 : in STD LOGIC;
39
              i2 : in STD LOGIC;
40
              i3 : in STD LOGIC;
              al : in STD LOGIC;
41
42
              a0 : in STD LOGIC;
43
               y : out STD LOGIC);
44 @ end mux4;
46 architecture Behavioral of mux4 is
47
48 | signal a:std logic vector(1 downto 0);
49
50
51 begin
52 a <= a1 & a0;
53
54 process (i0, i1, i2, i3, a)
55 begin
56 ⊖
     if a ="00" then
57
       y<= i0;
      elsif a= "01" then
58 i
59 !
      y <=i1;
      elsif a ="10" then
60
      y<=i2;
      elsif a="11" then
62 !
63
      y<=i3;
64 🖨
      end if;
65 ← end process;
```

Sursa de simulare MUX4:1

Tel Console Messages Log

C:/Temp/project_1/project_1.srcs/sim_1/new/mux4_TB.vhd 58 i i0 <= '1'; wait for 1 ns; 59 @ end process; 60 62 | begin 63 | i1 <= '0'; wait for 2 ns; 64 i1 <= '1'; wait for 2 ns; 65 ∩ end process; 66 67 generate i2:process 68 | begin 69 | i2 <= '0'; wait for 3 ns; 70 | i2 <= '1'; wait for 3 ns; 71 ∩ end process; 72 73 \(\bar{\to}\) generate i3:process 74 | begin 75 | i3 <= '0'; wait for 1 ns; 76 | i3 <= '1'; wait for 1 ns; 77 @ end process; 78 79 \(\bar{\to}\) generate al:process 80 | begin 81 | a1 <= '0'; wait for 1 ns; 82 | a1 <= '1'; wait for 1 ns; 83 @ end process; 84 85 🖯 generate_a0:process 86 | begin 87 | a0 <= '0'; wait for 2 ns; 88 a0 <= '1'; wait for 2 ns; 89 ☐ end process;

Simulare MUX4:1



Sursa de design bistabil

```
--use UNISIM.VComponents.all;
34
35
36 ⊝ entity dff is
       Port ( d : in STD LOGIC;
37
38
              clk : in STD LOGIC;
39
              r : in STD LOGIC;
40
              q : out STD LOGIC;
              qn : out STD LOGIC);
41
42 end dff;
43
44 - architecture Behavioral of dff is
45
   signal qint:std logic:='0';
46
47
48
   begin
49
51
   begin
52 E
      if r = '1' then
         qint <= '0';
53 !
54
      elsif rising edge (clk) then
55
         qint <= d;
56 !
      else
57
         qint <= qint;
58 🖨
      end if;
59 ← end process;
60
61 '
    q <= qint;
    qn <= not qint;
62 !
63
64 \(\hat{\text{d}}\) end Behavioral;
65 !
```

Sursa de simulare Bistabil

C:/Temp/project_1/project_1.srcs/sim_1/new/dff_TB.vhd

```
Q 🛗 ← → 🐰 🛅 🛍 🗙 // 🖩 🗘
33
35 | -- Port ();
36 \(\hat{\text{d}}\) end dff TB;
38 architecture Behavioral of dff TB is
39 🖯 component dff is
40 Port ( d : in STD LOGIC;
41
            clk : in STD LOGIC;
42
             r : in STD LOGIC;
43
             q : out STD LOGIC;
              qn : out STD LOGIC);
45 \(\hat{\text{o}}\) end component dff;
46
47 | signal d, clk, r, q, qn:std logic;
48
49 | begin
50
51 UUT: dff port map (d =>d, clk => clk, r => r, q => q, qn => qn);
52
53 \ominus generate_d: process
54 begin
55 | d <= '0'; wait for 2 ns;
56 | d <= '1'; wait for 2 ns;
57 🖨 end process;
60 | begin
61 | clk <= '0'; wait for 1 ns;
62 | clk <= '1'; wait for 1 ns;
63 end process;
64 !
```

```
C:/Temp/project_1/project_1.srcs/sim_1/new/dff_TB.vhd
        can lado La
                     r : in STD LOGIC;
   43
                    q : out STD LOGIC;
                    qn : out STD LOGIC);
   44
   45 \(\hat{\text{o}}\) end component dff;
   46
   47
       signal d, clk, r, q, qn:std_logic;
   48
   49 | begin
   50
   51 | UUT: dff port map (d =>d, clk => clk, r => r, q => q, qn => qn);
   52
   53 🖯 generate_d: process
   54 | begin
   55 | d <= '0'; wait for 2 ns;
   56 | d <= '1'; wait for 2 ns;
   57 \(\hat{\text{\text{o}}}\) end process;
   58
   59 generate_clk: process
   60 begin
   61 | clk <= '0'; wait for 1 ns;
    62 | clk <= '1'; wait for 1 ns;
   63 \(\hat{\text{o}}\) end process;
   64
   65 ⊖ generate_r: process
   66 begin
   67 | r <= '0'; wait for 2 ns;
   68 | r <= '1'; wait for 2 ns;
   69 🖨 end process;
   70 !
   71
   72 \(\hat{\text{d}}\) end Behavioral;
   73
```

Simulare Bistabil

					4.130 ns	30 ns								
Value	0.000 ns	1.000 ns	2.000 ns	3.000 ns 4	000 ns	5.000 ns	6.000 ns	7.000 ns	8.000 ns	9.000 ns	10.000 ns	11.000 ns	12.000 ns	13.000
	/alue	d.000 ns	0.000 ns 1.000 ns	0.000 ns 1.000 ns 2.000 ns										

Sursa de design automat

```
31 -- library UNISIM;
32 @ --use UNISIM.VComponents.all;
33
34 \buildrel  entity automat is
35 Port ( r : in STD LOGIC;
36
              clk : in STD LOGIC;
               q : out STD LOGIC VECTOR (2 downto 0));
37 1
38 \( \hat{\text{end automat}} \);
39
40 - architecture Behavioral of automat is
41 | signal q2int, q1int, q0int, q0_neg, d2, d1, d0:std logic;
42 | signal qout:std_logic_vector(2 downto 0);
43
45 Port ( d : in STD_LOGIC;
46 1
             clk : in STD LOGIC;
47
              r : in STD LOGIC;
48
               q : out STD LOGIC;
               qn : out STD LOGIC);
50 \( \ho \) end component dff;
51
52 🖯 component mux4 is
53 !
      Port ( i0 : in STD LOGIC;
54
             i1 : in STD LOGIC;
              i2 : in STD LOGIC;
55
              i3 : in STD LOGIC;
57
              al : in STD LOGIC;
58
              a0 : in STD LOGIC;
               y : out STD LOGIC);
61
62 | begin
```

```
υT
62 | begin
63
64 - U2: dff port map (d => d2,
65
                       clk => clk,
66
                       r => r,
67 🖨
                       q => q2int);
68 □ U1: dff port map ( d => d1,
                         clk => clk,
70
                         r => r,
71 🖯
                         q => qlint);
72 0 U0: dff port map ( d => d0,
73
                         clk => clk,
74
                         r => r,
75 🖒
                         q => q0int);
76
77 \ominus M1: mux4 port map ( i0 => q0_neg, -- NOT q0int
78
                          i1 => '0',
                          i2 => q0int,
79
                          i3 => '1',
80
81
                          a1 => q2int,
82
                          a0 => qlint,
83 🖨
                          y => d2);
84 \( \bar{\pi} \) M2: mux4 port map ( i0 => q0_neg,
85 i
                          i1 => '0',
86
                          i2 => '1',
87
                          i3 => '0',
88
                          a1 => q2int,
89
                          a0 => qlint,
90 🖨
                          y => d1);
91 \( \bar{\pi} \) M3: mux4 port map ( i0 => q0_neg,
92
                          i1 => '0',
     <
```

```
★ | → | ¾ | ■ | ■ | X | // | ■ | ♀ |
 80
                            i3 => '1',
 81
                            a1 => q2int,
 82
                            a0 => qlint,
 83 🖨
                            y => d2);
 84 \( \text{M2: mux4 port map (i0 => q0_neg,} \)
                            i1 => '0',
 86
                            i2 => '1',
                            i3 => '0',
 87
 88
                            a1 => q2int,
 89
                           a0 => qlint,
 90 🗇
                            y => d1);
 91 \( \text{M3: mux4 port map (i0 => q0_neg,} \)
 92
                           i1 => '0',
                           i2 => '0',
 93
 94
                           i3 => q0int,
 95
                           a1 => q2int,
 96
                           a0 => q1int,
 97 🖒
                            y \Rightarrow d0);
 98
99
100 | q2int<= qout(2);
101 | qlint <= qout(1);
102
    | q0int <= qout(0);
103
104
    q <= qout;
105
     q0_neg <= not q0int;
106
107
108
109 dend Behavioral;
110
111
```

Sursa de simulare automat

```
35
36 \bigcirc entity tb is
37 | -- Port ();
38 🖨 end tb;
39 !
40 - architecture Behavioral of tb is
41 component automat is
42
    Port ( r : in STD LOGIC;
43
             clk : in STD LOGIC;
44
             q : out STD LOGIC VECTOR (2 downto 0));
45
46 end component automat;
47
48 | signal clk, r:std_logic;
49 | signal q:std logic vector(2 downto 0);
50 i
51 | begin
52 \ominus UUT: automat port map ( clk => clk,
53
                      r => r,
54 ⊜
                       q => q);
55
56
57 | r <= '0' after 0 ns, '1' after 3 ns, '0' after 5 ns, '1' after 8 ns;
58 ⊖ process
    <
```

```
50
51 | begin
52 DUT: automat port map ( clk => clk,
                     r => r,
54 🖨
                      q => q);
55 ¦
56
57 | r <= '0' after 0 ns, '1' after 3 ns, '0' after 5 ns, '1' after 8 ns;
58 process
59 | begin
60 | clk <= '0';
61
     wait for 1 ns;
    clk <= '1';
62
63
     wait for 1 ns;
64 \(\hat{\text{d}}\) end process;
65
66
67
68 end Behavioral;
70
71
72
73
```

Simulare finala

