
## Introduction to the Static Re-Reference Interval Prediction (SRRIP)

## Cache Replacement Framework

The following text is an excerpt from the paper titled "High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)," by A. Jaleel, K.B. Theobald, S.C. Steely Jr., and J. Emer, which was presented at the 2010 International Symposium on Computer Architecture (ISCA). The authors propose a cache replacement framework based on the concept of Re-reference Interval Prediction (RRIP):

RRIP uses M-bits per cache block to store one of 2<sup>M</sup> possible *Re-reference Prediction Values (RRPV)*. ...an RRPV of zero implies that a cache block is predicted to be re-referenced in the *near-immediate* future while RRPV of saturation (i.e., 2<sup>M</sup>-1) implies that a cache block is predicted to be re-referenced in the *distant* future. Quantitatively, RRIP predicts that blocks with small RRPVs are re-referenced sooner than blocks with large RRPVs. When M>1, RRIP enables *intermediate* re-reference intervals that are greater than a *near-immediate* re-reference interval but less than a *distant* re-reference interval.

The diagram below shows the so called "**RRIP chain**" with the different RRPV values (M=2 is assumed here, which results in 4 different RRPV values):



(a) RRIP framework

The RRIP chain ...represents the order in which blocks are predicted to be re-referenced. The block at the head of the RRIP chain is predicted to have a *near-immediate* re-reference interval while the block at the tail of the RRIP chain is predicted to have a *distant* re-reference interval. A *near-immediate* re-reference interval implies that a cache block will be re-referenced sometime soon while a *distant* re-reference interval implies that a cache block will be re-referenced in the distant future. On a cache miss, the block at the tail of the RRIP chain (i.e., the block predicted to be referenced most far into the future) will be replaced.

...RRIP always inserts new blocks with a *long* re-reference interval. A *long* re-reference interval is defined as an *intermediate* re-reference interval that is skewed towards a *distant* re-reference interval. We use an RRPV of 2<sup>M</sup>-2 to represent a *long* re-reference interval. If the newly inserted cache block has a *near-immediate* re-reference interval, RRIP can then update the re-reference prediction to be shorter than the previous prediction. In effect, RRIP *learns* the block's re-reference interval.

On a cache miss, the RRIP *victim selection policy* selects the victim block by finding the first block that is predicted to be re-referenced in the *distant* future (i.e., the block whose RRPV is  $2^M-1$ ). The victim selection policy breaks ties by always starting the victim search from a fixed location (the left

in our studies). In the event that RRIP is unable to find a block with a *distant* re-reference interval, RRIP updates the re-reference predictions by incrementing the RRPVs of all blocks in the cache set and repeats the search until a block with a *distant* re-reference interval is found.

A natural opportunity to change the re-reference prediction of a block occurs on a hit to the block. The algorithm for this update of the RRPV register is called the RRIP *hit promotion policy*. The primary purpose of the hit promotion policy is to dynamically improve the accuracy of the predicted re-reference interval of cache blocks. We propose two policies to update the re-reference prediction: *Hit Priority (HP)* and *Frequency Priority (FP)*.

## Here, we focus only on the HP policy:

The RRIP-HP policy predicts that the block receiving a hit will be re-referenced in the *near-immediate* future and updates the RRPV of the associated block to zero. The goal of the HP policy is to prioritize replacement of blocks that do not receive cache hits over *any* cache block that receives a hit.

Since the re-reference predictions made by RRIP are statically determined on cache hits and misses, we refer to this replacement policy as *Static Re-reference Interval Prediction (SRRIP)*. **Figure 3c illustrates the behavior of 2-bit SRRIP-HP**. The example shows that SRRIP emulates optimal replacement by correctly predicting a *near-immediate* re-reference interval for the actively used cache blocks...

Next Ref	RRIP head RRIP tail		
$a_1$	I I I miss	$I_1 I_1 I_1 I_1 miss$	$\boxed{1}_{3} \boxed{1}_{3} \boxed{1}_{3} \boxed{1}_{3}$ miss
$a_2$	$a_1$ $\bullet$ $I$ $\bullet$ $I$ $miss$	$a_1$ $0$ $1$ $1$ $1$ $1$ $1$ $1$ $miss$	$a_1$ $a_2$ $a_3$ $a_3$ $a_4$ $a_5$
<i>a</i> <sub>2</sub>	$a_2 \rightarrow a_1 \rightarrow 1 \rightarrow 1$ hit	$a_1$ $a_2$ $a_3$ $a_4$ $a_5$ $a_6$ $a_7$ $a_8$ $a_9$ $a_1$ $a_1$ $a_1$ $a_1$ $a_1$ $a_1$	$\begin{bmatrix} a_1 \\ 2 \end{bmatrix} \begin{bmatrix} a_2 \\ 2 \end{bmatrix} \begin{bmatrix} 1 \\ 3 \end{bmatrix} \begin{bmatrix} 1 \\ 3 \end{bmatrix}$ hit
$a_{I}$	$a_2 \rightarrow a_1 \rightarrow 1 \rightarrow 1$ hit	$a_1$ $0$ $a_2$ $0$ $1$ $1$ $1$ $1$ hit	$a_1$ $a_2$ $a_2$ $a_3$ $a_4$ $a_5$
$b_I$	$a_1 \rightarrow a_2 \rightarrow 1 \rightarrow 1$ miss	$a_1 \ 0 \ a_2 \ 0 \ I \ 1 \ I \ 1 \ miss$	$a_1 \ 0 \ a_2 \ 0 \ I \ 3 \ I \ 3 \ miss$
<i>b</i> <sub>2</sub>	$b_1 \rightarrow a_1 \rightarrow a_2 \rightarrow I$ miss	$a_1 \ 0 \ a_2 \ 0 \ b_1 \ 0 \ \mathbf{I} \ 1 $ miss	$\begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 0 \end{bmatrix} \begin{bmatrix} b_1 \\ 2 \end{bmatrix} \begin{bmatrix} I \\ 3 \end{bmatrix}$ miss
<i>b</i> <sub>3</sub>	$b_2 \rightarrow b_1 \rightarrow a_1 \rightarrow a_2$ miss	$\begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 0 \end{bmatrix} \begin{bmatrix} b_1 \\ 0 \end{bmatrix} \begin{bmatrix} b_2 \\ 0 \end{bmatrix} \begin{bmatrix} miss \end{bmatrix}$	$\begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 0 \end{bmatrix} \begin{bmatrix} b_1 \\ 2 \end{bmatrix} \begin{bmatrix} b_2 \\ 2 \end{bmatrix} $ miss
$b_4$	$b_3 \rightarrow b_2 \rightarrow b_1 \rightarrow a_1$ miss	$\begin{bmatrix} b_3 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 1 \end{bmatrix} \begin{bmatrix} b_1 \\ 1 \end{bmatrix} \begin{bmatrix} b_2 \\ 1 \end{bmatrix}$ miss	$\begin{bmatrix} a_1 \\ 1 \end{bmatrix} \begin{bmatrix} a_2 \\ 1 \end{bmatrix} \begin{bmatrix} b_3 \\ 2 \end{bmatrix} \begin{bmatrix} b_2 \\ 3 \end{bmatrix}$ miss
$a_{I}$	$b_4 \rightarrow b_3 \rightarrow b_2 \rightarrow b_1$ miss	$b_3$ $0$ $b_4$ $0$ $b_1$ $1$ $b_2$ $1$ miss	$\begin{bmatrix} a_1 \\ 1 \end{bmatrix} \begin{bmatrix} a_2 \\ 1 \end{bmatrix} \begin{bmatrix} b_3 \\ 2 \end{bmatrix} \begin{bmatrix} b_4 \\ 2 \end{bmatrix} \underbrace{hit}$
<i>a</i> <sub>2</sub>	$a_1 \rightarrow b_4 \rightarrow b_3 \rightarrow b_2$ miss	$b_3 \ 0 \ b_4 \ 0 \ a_1 \ 0 \ b_2 \ 1 $ miss	$\begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 1 \end{bmatrix} \begin{bmatrix} b_3 \\ 2 \end{bmatrix} \begin{bmatrix} b_4 \\ 2 \end{bmatrix} \underbrace{hit}$
	$\boxed{a_2 \blacktriangleright a_1 \blacktriangleright b_4 \blacktriangleright b_3}$	$\begin{bmatrix} b_3 \\ 0 \end{bmatrix} \begin{bmatrix} b_4 \\ 0 \end{bmatrix} \begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 0 \end{bmatrix} \begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 0 \end{bmatrix} \begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_$	$\begin{bmatrix} a_1 \\ 0 \end{bmatrix} \begin{bmatrix} a_2 \\ 0 \end{bmatrix} \begin{bmatrix} b_3 \\ 2 \end{bmatrix} \begin{bmatrix} b_4 \\ 2 \end{bmatrix}$
		"nru-bit"	"RRPV"
	(a) LRU	(b) Not Recently Used (NRU)	(c) 2-bit SRRIP with Hit Promotion
Cache Hit:		Cache Hit:	Cache Hit:
(i) move block to MRU		(i) set nru-bit of block to '0'	(i) set RRPV of block to '0'
Cache Miss: (i) replace LRU block		Cache Miss:	Cache Miss:
(ii) move block to MRU		(i) search for first '1' from left (ii) if '1' found go to step (v)	(i) search for first '3' from left (ii) if '3' found go to step (v)
	, ,	(iii) set all nru-bits to '1'	(iii) increment all RRPVs
		(iv) goto step (i) (v) replace block and set nru-bit to '1'	<ul><li>(iv) goto step (i)</li><li>(v) replace block and set RRPV to '2'</li></ul>
		_	_

Figure 3: Behavior of LRU, NRU, and SRRIP for a Mixed Access Pattern.