
Raydium 瑞 鼎 科 技 股 份 有 限 公 司 Raydium Semiconductor Corporation



RM68140 Data Sheet

262,144-color, 320 RGB x 480 dots graphics liquid crystal controller driver for Amorphous Silicon TFT Panel

Revision: 0.3

Date: Jun 05, 2012



Revision History

Version No.	Date	Page	Description	
0.0	2011/09/05		Initial	
	2011/12/1	Page.85	Modify DDVDH to VPG.	
0.1		Page.12	Modify from (DDVDH + 0.3) to (DDVDH - 0.3)	
		Page.37	Modify from D[21:0] to D[17:0]	
	2011/12/29	Page.12 & 17	Add VREF description	
0.2		Page.219	Update BT[2:0] table	
		Page.252	Update external component table	
0.3	2012/06/05	P.104	Remove dummy read parameter	



Table of Contents

1. General Description	
2. Features	7
3. Block Diagram	9
4. Pin Description	10
5. Pad Diagram and Coordination	14
6. Block Function Description	
7. Function Description	34
7.1 Interfece Type Colection	34
7.1 Interface Type Selection 7.2 Display Bus Interface (DBI)	35
7.2.1 Write Cycle	36
7.2.2 Read Cycle	
7.3 Serial Interface	40
/ 3 Write Cycle and Sequence	40
7.2.2 Dood Cycle and Seguence	12
7.4 Display Pixel Interface (DPI)	45
7.5 Display Serial Interface (DSI)	47
7.5.1 DSI Protocol	48
7.4 Display Pixel Interface (DPI)	50
7.5.3 Peripheral-to-Processor LP Transmission	55
7.5.3 Peripheral-to-Processor LP Transmission 7.6 MDDI Interface 7.6.1 MDDI Link Protocol	58
7.6.1 MDDI Link Protocol	59
7.6.2 MDDI Link Packet Descriptions	60
7.6.3 Writing Video Data to Memory Sequence	71
7.6.4 Writing Register Sequence	72
7.6.5 Reading Video Data from Memory Sequence	72
7.6.6 Reading Register Sequence	73
7.6.7 Hibernation Setting.	74
7.6.8 MDDL Deep Standby Mode Setting	75
7.7 Display Data RAM	
7.7.1 Configuration	77
7. 次 Memory to Display Address Mapping	78
7.8 Tearing Effect Output	79
7.8.1 Tearing Effect Line Mode	79
\\ 7.8.2\Tearing Effect Line Timing	81
Ranel/Type	82
791 Normal Type	82
7.9.2 Zigzag Type 1	82
7.9.3 Zigzag Type 2	83
7.10 OTP Porgram Sequence	84
7.11 Independent Gamma Correction Function	85
7.12 Dynamic Backlight Control	87
7.12.1 PWM Control Architecture	
7.12.2 Dimming Function for LABC and Manual Brightness Control	
7.12.3 PWM Signal Setting for CABC and LABC	

Raydium

RDDMADCTR (0Bh): Read Display MADCTR 110 RDDCOLMOD (0Ch): Read Display Pixel Format 112 RDDIM (0Dh): Read Display Image Mode 114 RDDSM (0Eh): Read Display Signal Mode 116 RDDSDR (0Fh): Read Display Self-Diagnostic Result 118 SLPIN (10h): Sleep In 120 SLPOUT (11h): Sleep Out 122 PTLON (12h): Partial Display Mode On 124 NORON (13h): Normal Display Mode On 125 INVOFF (20H): Display Inversion Off 126 INVON (21H): Display Inversion On 128 DISPOFF (28h): Display Off 130 DISPON (29h): Display On 132 CASET (2Ah): Column Address Set 134 RASET (2Bh): Row Address Set 137	7.12.4 Content Adaptive Brightness Control (CABC)	
8.2. Command Description		
NOP (00h)		
SWRESET(01h) : Software Reset.	±	
RDDIDIF(04h) : Read Display ID		
RDNUMED(05h): Read Display Status		
RDDST (09h) : Read Display Power Mode		
RDDMADCTR (0Bh): Read Display MADCTR RDDCOLMOD (0Ch): Read Display Pixel Format RDDIM (0Dh): Read Display Image Mode RDDSDR (0Fh): Read Display Signal Mode RDDSDR (11h): Sieep Out PTLON (12h): Partial Display Mode On 124 NORON (13h): Normal Display Mode On 125 INVOFF (20H): Display Inversion Off 126 INVON (21H): Display Inversion On 127 INVON (21H): Display Inversion On 128 DISPOFF (28h): Display Off 130 DISPOF (28h): Display Off 130 DISPON (29h): Display On 131 CASET (2Ah): Column Address Set 134 RASET (2Bh): Row Address Set 137 RAMWR (2Ch): Memory Read PTLAR (30h): Partial Area 144 VSCRDEF (33h): Vertical Serolling Definition 147 TEOFF (34h): Teaming Effect Line OFF 154 TEON (35h): Teaming Effect Line OFF 155 MADCTR (36h): Teaming Effect Line OFF 156 RAMCTR (36h): Teaming Effect Line OFF 157 VSCRADD (37h): Vertical Serolling Start Address 160 IDMOFF (38h): Note Mode Off IDMON (39h): Interface Pixel Format 160 RAMWR (3Ch): Write Memory Continue 170 TESJWR (44h): Write Memory Continue 171 TESJWR (44h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness 175 RDDISBV (52h): Read Display Brightness 175 RDDISBV (52h): Read Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (55h): Write Content Adaptive Brightness Control 185 RDCABC (56h): Read Content Adaptive Brightness Control 186 RAWRCABCMB (55h): Write CABC Minimum Brightness		
RDDMADCTR (0Bh): Read Display MADCTR RDDCOLMOD (0Ch): Read Display Pixel Format RDDIM (0Dh): Read Display Image Mode RDDSDR (0Fh): Read Display Signal Mode RDDSDR (11h): Sieep Out PTLON (12h): Partial Display Mode On 124 NORON (13h): Normal Display Mode On 125 INVOFF (20H): Display Inversion Off 126 INVON (21H): Display Inversion On 127 INVON (21H): Display Inversion On 128 DISPOFF (28h): Display Off 130 DISPOF (28h): Display Off 130 DISPON (29h): Display On 131 CASET (2Ah): Column Address Set 134 RASET (2Bh): Row Address Set 137 RAMWR (2Ch): Memory Read PTLAR (30h): Partial Area 144 VSCRDEF (33h): Vertical Serolling Definition 147 TEOFF (34h): Teaming Effect Line OFF 154 TEON (35h): Teaming Effect Line OFF 155 MADCTR (36h): Teaming Effect Line OFF 156 RAMCTR (36h): Teaming Effect Line OFF 157 VSCRADD (37h): Vertical Serolling Start Address 160 IDMOFF (38h): Note Mode Off IDMON (39h): Interface Pixel Format 160 RAMWR (3Ch): Write Memory Continue 170 TESJWR (44h): Write Memory Continue 171 TESJWR (44h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness 175 RDDISBV (52h): Read Display Brightness 175 RDDISBV (52h): Read Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (55h): Write Content Adaptive Brightness Control 185 RDCABC (56h): Read Content Adaptive Brightness Control 186 RAWRCABCMB (55h): Write CABC Minimum Brightness	RDDST (09h): Read Display Status	106
RDDCOLMOD (0Ch): Read Display Pixel Format	RDDPM (0Ah): Read Display Power Mode	108
RDDIM (0Dh): Read Display Image Mode	RDDMADCTR (0Bh): Read Display MADCTR	\$110
RDDIM (0Dh): Read Display Image Mode	RDDCOLMOD (0Ch): Read Display Pixel Format	112
RDDSDR (0Eh): Read Display Sglaf Mode	RDDIM (0Dh): Read Display Image Mode	114
SLPIN (10h): Sleep In	RDDSM (0Eh): Read Display Signal Mode	116
SLPOUT (11h): Sleep Out	RDDSDR (0Fh): Read Display Self-Diagnostic Result.	118
SLPOUT (11h): Sleep Out	SLPIN (10h): Sleep In	120
PTLON (12h): Partial Display Mode On 124 NORON (13h): Normal Display Mode On 125 INVOFF (20H): Display Inversion Off 126 INVON (21H): Display Inversion On 128 DISPOFF (28h): Display Off 130 DISPON (29h): Display On 132 CASET (2Ah): Column Address Set 134 RASET (28h): Row Address Set 137 RAMWR (2Ch): Memory Write 140 RAMRD (2Eh): Memory Read 142 PTLAR (30h): Partial Area 144 VSCRDEF (33b): Ventical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Demory Data Access Control 157 VSCRSABD (3h): Vertical Scrolling Start Address 160 IDMOFF (28h): 3de Mode Off 163 IDMON (39h): Interface Pixel Format 166 RAMWRC (3Ch): Write Memory Continue 170 TESLVR (44h): Write Tear Scan Line 172 TESLVR (45h): Read Tear Scan Line 172 WRDISBV (51h): Write Display Brightness 175 RDCTRLD (53h): Write CTRL Display. 178 RDCTRLD (54h):	SLPOUT (11h): Sleep Out	122
INVOFF (20H): Display Inversion Off	PTLON (12h): Partial Display Mode On	
INVOFF (20H): Display Inversion Off	NORON (13h): Normal Display Mode On	125
DISPOFF (28h): Display Off 130 DISPON (29h): Display On 132 CASET (2Ah): Column Address Set 134 RASET (2Bh): Row Address Set 137 RAMWR (2Ch): Memory Write 140 RAMRD (2Eh): Memory Read 142 PTLAR (30h): Partial Area 144 VSCRDEF (33h): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Methody Data Access Control 157 VSCRSABD (34h): Vertical Scrolling Start Address 160 IDMOFF (38h): The Mode Off 163 IDMON (39h): Idle Mode ON 164 SOLMOD (34h): Interface Pixel Format 166 RAMWR (3Ch): Write_Memory_Continue 168 RAMRD (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (45h): Read Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 184	INVOFF (20H): Display Inversion Off	126
CASET (2Ah): Column Address Set	INVON (21H): Display Inversion On	128
CASET (2Ah): Column Address Set	DISPOFF (28h): Display Off	130
RASET (2Bh): Row Address St 137 RAMWR (2Ch): Memory Write 140 RAMRD (2Eh): Memory Read 142 PTLAR (30h): Partial Area 144 VSCRDEF (33b): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Memory Data Access Control 157 VSCRSARD (36h): Memory Data Access Control 157 VSCRSARD (36h): White Mode Off 163 IDMON (39h): Idle Mode ON 164 GOLMOD (3Ah): Interface Pixel Format 166 RAMRDC (3Ch): Write_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (44h): Write Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Tear Scan Line 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness	DISPON (2911). Display Oil	132
RASET (2Bh): Row Address St. 137 RAMWR (2Ch): Memory Write 140 RAMRD (2Eh): Memory Read 142 PTLAR (30h): Partial Area 144 VSCRDEF (33b): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Methory Data Access Control 157 VSCRSARD (36h): Methory Data Access Control 157 VSCRSARD (36h): Write also Format Scrolling Start Address 160 IDMON (39h): Idle Mode Off 163 IDMON (39h): Interface Pixel Format 166 RAMRDC (3Ch): Write_Memory_Continue 168 RAMRDC (3Ch): Write Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (44h): Write Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB	CASET (2Ah): Column Address Set	134
RAMRD (2Eh): Memory Read 142 PTLAR (30h): Partial Area 144 VSCRDEF (33h): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Memory Data Access Control 157 VSCRSADD (37h): Vertical Scrolling Start Address 160 IDMOFF (38h): Me Mode Off 163 IDMON (39h): Idle Mode ON 164 GOL MOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMRDC (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (44h): Write Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (51h): Write Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186	RASET (2Bh): Row Address Set	137
RAMRD (2Eh): Memory Read 142 PTLAR (30h): Partial Area 144 VSCRDEF (33h): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Memory Data Access Control 157 VSCRSADD (37h): Vertical Scrolling Start Address 160 IDMOFF (38h): Nie Mode Off 163 IDMON (39h): Idle Mode ON 164 GOL MOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMWRD (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (44h): Write Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Tear Scan Line 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186	RAMWR (2Ch): Memory Write	140
VSCRDEF (33h): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Memory Data Access Control 157 VSCRSADD (37h): Vertical Scrolling Start Address 160 IDMOFF (38h): Idle Mode Off 163 IDMON (39h): Idle Mode ON 164 SOLMOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMRDC (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (45h): Read Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186		
VSCRDEF (33h): Vertical Scrolling Definition 147 TEOFF (34h): Tearing Effect Line OFF 154 TEON (35h): Tearing Effect Line ON 155 MADCTR (36h): Memory Data Access Control 157 VSCRSADD (3h): Vertical Scrolling Start Address 160 IDMOFF (38h): Idle Mode Off 163 IDMON (39h): Idle Mode ON 164 SOLMOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMWRD (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLWR (45h): Read Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186	PTLAR (30h): Partial Area	144
TEOFF (34h): Tearing Effect Line OFF	VSCRDEF (33h): Vertical Scrolling Definition	147
MADCTR (36h): Memory Data Access Control 157 VSCRSABD (37h): Vertical Scrolling Start Address 160 IDMOFF (38h): Line Mode Off 163 IDMON (39h): Idle Mode ON 164 GOLMOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMRDC (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 TESLRD (45h): Read Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186	TEOFF (34h): Tearing Effect Line OFF	154
VSCRSABD (3h): Vertical Scrolling Start Address 160 IDMOFF (38h): Whe Mode Off 163 IDMON (39h): Idle Mode ON 164 SOL MOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMRDC (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 IESLRD (45h): Read Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186	TEON (35h): Tearing Effect Line ON	155
IDMOFF (\$8h): Take Mode Off	MADCTR (36h): Memory Data Access Control	157
IDMOFF (\$8h): Take Mode Off	VSCRSADD (37h): Vertical Scrolling Start Address	160
SOLMOD (3Ah): Interface Pixel Format 166 RAMWRC (3Ch): Write_Memory_Continue 168 RAMWRD (3Eh): Read_Memory_Continue 170 TESLWR (44h): Write Tear Scan Line 172 IESLRD (45h): Read Tear Scan Line 174 WRDISBV (51h): Write Display Brightness 175 RDDISBV (52h): Read Display Brightness Value 177 WRCTRLD (53h): Write CTRL Display 178 RDCTRLD (54h): Read CTRL Display Value 180 WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adaptive Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186	IDMOFF (38h): Yolke Mode Off	163
RAMNRC (3Ch): Write_Memory_Continue	IDMON (39h):\Idle Mode ON	164
RAMRDC (3Eh): Read_Memory_Continue		
TESLWR (44h): Write Tear Scan Line	RAMWRC (3Ch): Write_Memory_Continue	168
TESLWR (44h): Write Tear Scan Line	RAMRDC (3Eh): Read_Memory_Continue	170
TESTRD (45h): Read Tear Scan Line		
RDDISBV (52h): Read Display Brightness Value		
WRCTRLD (53h): Write CTRL Display	WRDISBV (51h): Write Display Brightness	175
WRCTRLD (53h): Write CTRL Display	RDDISBV (52h): Read Display Brightness Value	177
RDCTRLD (54h): Read CTRL Display Value		
WRCABC (55h): Write Content Adaptive Brightness Control 182 RDCABC (56h): Read Content Adpative Brightness Control 184 WRCABCMB (5Eh): Write CABC Minimum Brightness 186		
RDCABC (56h): Read Content Adpative Brightness Control		
WRCABCMB (5Eh): Write CABC Minimum Brightness		



RDFCS (AAh): Read First Checksum	188
RDCFCS (AFh): Read Continue Checksum	190
RDID1 (DAh): Read ID1	192
RDID2(DBh): Read ID2	193
RDID3(DCh): Read ID3	195
IFMODE (B0h): Interface Mode Control	196
FRMCTR1 (B1h): Frame Rate Control (In Normal Mode/Full Colors)	199
FRMCTR2 (B2h): Frame Rate Control (In Idle Mode/8 Colors)	201
FRMCTR3 (B3h): Frame Rate Control (In Partial Mode/Full Colors)	203
INVTR (B4h): Display Invrsion Control	205
PRCTR (B5h): Blocking Porch Control	> 207
DISCTRL (B6h): Display Function Control	209
ETMOD (B7h): Entry Mode Set	213
PWCTRL1 (C0h): Power Control 1	215
PWCTRL2 (C1h): Power Control 2	218
PWCTRL3 (C2h): Power Control 3 for Normal Mode	220
PWCTRL4 (C3h): Power Control 4 for Idle Mode.	222
PWCTRL5 (C4h): Power Control 5 for Partial Mode	224
VCOM Control (C5h)	226
NVMWR (D0h): NV Memory Write	230
NVMPKEY (D1h): NV Memory Protection	231
RDNVM (D2h): NV Memory Status Read	232
RDID2(D3h): Read ID4	233
Gamma Setting (E0h)	234
9. Electrical Characteristics	236
9.1 Absolute Maximum Ratings	236
9.2 ESD Protection Level	236
9.3 Latch-Up Protection Level	236
9.4 Light Seneitivity	236
9.5 DC Characteristics.	237
9.5.1 Basic Characteristics.	237
9.5.2 MIPI Characteristics	238
9.5.3 MDBI Characteristics 9.6 AC Characteristics	241
9.6 AC Characteristics	242
9.6. Parallel Interface Characteristics (80-Series MCU)	242
96.2 Serial Interface Characteristics	
9.6.3 16/18-bit RGB Interface Timing Characteristics	
9.6.4 SI Timing Characteristics	
9.6.5 MDDI Timing Characteristics	249
9.66 Reset Timing	
9.7 External Component	251




1. General Description

The RM68140 is a single-chip liquid crystal controller driver LSI for a-Si TFT panel, comprising 345,600 bytes RAM for a maximum 320RGB x 480 dots graphics display, source driver, gate driver and power supply circuit.

The RM68140 supports 18-/16-/9-/8-bit data bus interface and serial peripheral interfaces (SPI). It also supplies 18-/16-bit RGB interface, MDDI interface and MIPI interface for driving vides signal directly from application controller. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

Also, the RM68140 incorporates step-up circuit and voltage follower circuit to generate TFT liquid crystal panel drive voltages. The RM68140's power management functions such as 8-color display and power operation mode such as deep standby mode and sleep mode make this LSI a perfect driver for the medium or small sized portable products with color display systems such as digital cellular phones or hand-held devices with outstanding battery consistency.





2. Features

- A single-chip controller driver incorporating a gate circuit and a power supply circuit for a maximum 320 RGB x 480 dots graphics display on amorphous TFT panel in 262k colors
- I 345,600-byte internal RAM
- I System interface
 - (1). Parallel 8080-series MCU Interface (8-, 9-. 16-, 18-bit)
 - (2). Serial Peripheral Interface
- I 16, 18-bit RGB Interface
- I High speed interface
 - (1). Mobile Display Digital Interface (MDDI V1.2, 1 clock and 1 data lane pairs)
 - (2). MIPI Display Serial Interface (DSI V1.01 r11 and D-PHY V10,1 clock and 1 data lane pairs)
- I High-speed RAM write function
- I Window address function to specify a rectangular area writing data in the internal RAM
- I Abundant color display and drawing function:
 - (1). Programmable γ-correction function for 2g/2k-color display
 - (2). Partial display function
- I Display color mode
 - (1). Full color mode: 262k colors
 - (2). Reduce colormode:

65k colors


2. 8 colors (Idle mode)

Low power consumption architecture

- (1). Deep standby mode
- (2). Sleep mode
- (3). 8-color display function
- Support dot, column and zigzag inversion
- I Separate RGB gamma correction
- I Content Adaptive Brightness Control (CABC)




- I Input power supply voltages:
 - (1). IOVCC = 1.65V~3.6V (interface I/O power supply)
 - (2). $VCI = 2.5V \sim 3.6V$ (liquid crystal analog circuit power supply)
- I Incorporates a liquid crystal drive power supply circuit
 - (1). Source driver liquid crystal drive/VCOM power supply:
 - 1. DDVDH- $GND = 4.5V \sim 6.0V$
 - 2. DDVDL-GND = -4.5V ~ -5.0V
 - 3. VCL-GND \leq -VCI1 (-2.0V ~ -3.0V)
 - (2). Gate drive power supply:
 - 1. VGH-GND = 10.0V ~ 17V
 - 2. $VGL-GND = -7.5V \sim -15V$
 - 3. $VGH-VGL \le 32V$
 - (3). VCOM drive (VCOM power supply):
 - 1. $VCOM = 0V \sim -2.0V$
- I Internal NVM: VCOM level adjustment, ID
- I Operating temperature range: 40°C >85°





3. Block Diagram





4. Pin Description

	Interface Logic Pins							
Signal	I/O	Function						
		Select	MPU in	terface	mode.			
		IM[2]	IM[1]	IM[0]	Interface Mode	DB Pin		
		0	0	0	DBI 18-bit interface	DB[17:0]		
		0	0	1	DBI 9-bit interface	DB[8:0]		
		0	1	0	DBI 16-bit interface	DB[15(Q)		
		0	1	1	DBI 8-bit interface	DB[7:0]		
IM[2:0]	1	1	0	0	MDDI	DATA_P)		
		1	0	1	DBI Type C 9-bit	TAOQUID		
		-	-			DATA_PX		
		1	1	0	MIPI	QATA_N		
		1	1	1	DBI Type C 8-bit	DW,ROUT		
		_			\sim			
		Chine	alact sic	mal Am	plitude: IOVEC-DEN			
					ed and accessible			
CSX	- 1				elected and not acces	sihla		
		Fix to		level wh	ien not in use.	Sible.		
	1	Regist	er selec	t eignal	Amplitude: IOV CC-D	GND		
		Low. c	omman	d data	Ampinode. 10 V 00 B	CIND		
DCX	I				splay data			
				when no				
						n and enables write operation		
11/5// 00/						Il (SCL) in serial interface		
WRX_SCL	I	operation. Amplitude: IOVCC-DGND						
					en not in use.			
		Read strope signal in DBI interface operation and enables read operation						
RDX <		when RDX is low. Amplitude: IOVCC-DGND.						
	16	Fix to IOVCC level when not in use.						
DINI OF						Amplitude: IOVCC-DGND.		
DIN_SPA	/LG,				t in use.	,		
						ration. Amplitude: IOVCC-		
DQUT/		DGND						
		Leave	the pin	to open	when not in use.			
		18-bit	parallel	bi-direct	tional data bus for DB	I interface operation. Amplitude:		
\\DB[17:0) \	I/O	[17:0] \ I/O	DB[17:0) I/O	IOVCC	D-DGND).		
		Fix to	DGND v	vhen no	t in use.			
ENABLE		Data e	nable si	ignal for	DPI interface. Amplito	ude: IOVCC-DGND.		
ENABLE	I				t in use.			
		Frame	synchro	onous si	gnal for DPI interface			
VSYNC	1			VCC-DG				
					t in use.			
				_	nal for DPI interface.			
HSYNC	I			VCC-DC				
					t in use.			
DOTCLK					31 interface. Amplitude	e: IOVCC-DGND.		
	<u> </u>	Fix to	DGND v	vhen no	t in use.			



TE	0	Tearing effect output pin to synchronies MCU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. (Amplitude: IOVCC-DGND). Leave the pin to open when not in use.
RESX	I	Reset signal. Initializes the chip when it is low. Make sure to execute a power-on reset when turning on power supply. Amplitude: IOVCC-DGND.
STB_CLKP STB_CLKN	I	These pins are DSI-CLK+/- differential clock signals if MIPI interface is used. These pins are MDDI_STB_P/N differential strobe signals if MDDI interface is used. STB_CLKP/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 ohm.
DATA_P DATA_N	I/O	These pins are DSI-D0+/- differential data signals if MP Interface is used. These pins are MDDI_DATA0_P/N differential stroke signals if MDDI interface is used. DATA_P/N are differential small amplitude signals. Ensure the trace length is shortest so that the COG resistance is less than 10 only.
CABC_ON	0	This pin is connected to the external LED driver. It is a LED driver control signal which is used for turning ON/OFF the LED backlight. Leave the pin to open when not in use
CABC_PWM	0	This pin is connected to the external LED drive. It is a PWM type control signal for brightness of the LED backlight. The width of CABC_PWM signal is set from \$56 values between 0% (Low) and 100% (High). Leave the pin to open when not in use.

Power Supply				
Signal	I/O	Function		
DGND AGND MGND	Р <	Rower ground pin: GND = 0V.		
IOVCC	V R	Power supply to the interface pins: RESX, CSX, WRX, RDX, DCX, DB17-0, VSYNC, HSYNC, DOTCLK, ENABLE. NOVCC = 1.65V ~ 3.6V. VCC ≥ IOVCC. In case of COG, connect to VCC on the FPC if IOVCC=VCC, to prevent noise.		
DVDD	9)	Internal logic regulator output, which is used as the power supply to internal logic. Connect a stabilizing capacitor.		
VPG)	Р	Power supply pin for the NV memory programming. During OTP program mode, VPG=6V. Otherwise, please let VPG pin floating (or connected to VCI).		
MIDO	0	Regulator output for internal MIPI/MDDI analog system Connect a capacitor for stabilization.		

Step-up Circuit			
Signal	Signal I/O Function		
VCI	Р	Power supply to the liquid crystal power supply analog circuit. Connect to an external power supply of 2.5V ~ 3.6V.	
DDVDH	0	Power supply for the positive source driver. Connect to a stabilizing capacitor between DDVDH and GND. DDVDH = 4.5V ~ 6.0V	



DDVDL	0	Power supply for the negative source driver. Connect to a stabilizing capacitor between DDVDL and GND. DDVDL = -4.5V ~ -5.0V	
VGH	0	Power supply for the gate driver. Connect to a stabilizing capacitor between VGH and GND.	
VGL	0	Power supply for the gate driver. Connect to a stabilizing capacitor between VGL and GND.	
VCL	0	Charge pump output (-1 x VCI). Connect to a stabilizing capacitor between VCL and GND.	
C11A, C11B C12A, C12B C13A, C13B	0	Capacitor connection pins for the step-up circuit 1.	
C21A, C21B C22A, C22B	0	Capacitor connection pins for the step-up circuit 2. (C22A, C22B are not used)	
VREG1OUT	0	Output voltage generated from the internal regulator. The voltage level is set with the VRH1 bits. VREG1OUT is positive source driver grayscale reference voltage VREG1OUT = 3.5 ~ (DDVDH - 0.3)V	
NVREG1OUT	0	Output voltage generated from the internal regulator. The voltage level is set with the VRH2 bits. NVREG1OUT is negative source drives grayscale reference voltage. NVREG1OUT = -3.5 ~ (DDVDL + 0.3)V	
VREF	0	Output voltage generated from the internal reference voltage. (1.875V)	

LCD Driver					
Signal	I/O	Function			
VCOM	0	Power supply to TFT panel's common electrode, 0V ~ -2.0V.			
VGS	/	Reference level for the grayscale voltage generating circuit. The VGS level can be changed by connecting to an external resistor.			
S1~S961	B	Source driver output signals. Leave the pin to open when not in use.			
G1~G480		Gate line output signals. VGH: gate line select level VGL: gate line non-select level Leave the pin to open when not in use.			
$11 \sim$					

Others			
Signal I/O		Function	
DUMMY -		Dummy pads. Leave the pin to open when not in use.	
TESTO[7:0]	0	Test pins. Leave the pin to open.	
TESTP, TESTN I		Test pins. Leave these pins to open.	
TS[6:0] I Test pins. Leave these pins to open.		Test pins. Leave these pins to open.	




A- Si TFT LCD Drive Power Supply Specifications Table

No.	Item		Description
1	TFT source driver	961 pins	
2	TFT gate driver	480 pins	
3	TFT Display's Capacitor Structu	re	Cst structure only (Common VCOM)
4	Liquid Crystal Drive Output	S1 ~ S961	V0 ~ V63 grayscales
		G1 ~ G480	VGH - VGL
		VCOM	DC VCOM
5	Input Voltage	IOVCC	1.65 ~ 3.6V
		VCI	2.50 ~ 3.6V
6	Liquid Crystal Drive Voltages	DDVDH	4.5V ~ 6V
		DDVDL	-4.5V~-5.0V
		VGH	10V~17V
		VGL	-7.5V -15V
		VCL ,	7.0V_30V
		VGH-VGL	Max. 32V
7	Internal Step-up Circuits	DDVBH(/)	, ngrýs
		DBVDL	√ Ø1 x-2
		√GH \	VCI x4, x5, x6
		(xGr))	VCI x-3, x-4, x-5
	\wedge	VOL	VCI x-1
<i>(</i>		\	
((




5. Pad Diagram and Coordination





Alignment Mark:





_	l	I	1		56	DB[4]	-7315	-29
Pad No.	Name	X-axis	Y-axis		57	DB[3]	-7245	-29
1	VPG	-11165	-294		58	DB[2]	-7175	-29
2	VPG	-11095	-294		59	DB[1]	-7105	-29
3	MGND	-11025	-294		60	DB[0]	-7035	-29
4	MGND	-10955	-294		61	DOUT	-6965	-29
5	TS[6]	-10885	-294		62	DIN_SDA	-6895	-29
6	TS[5]	-10815	-294		63	RDX	-6825	-29
7	TS[4]	-10745	-294		64	WRX_SCL	-6755	-29
8	CABC_ON	-10675	-294		65	DCX	-6685	-29
9	CABC_PWM	-10605	-294		66	CSX	~ 6615	-29
10	TS[3]	-10535	-294		67	TE	-8545	-29
11	TS[2]	-10465	-294		68	IOVCC	-6475	-29
12	TS[1]	-10395	-294		69	IOVCC //	6405	\ 29
13	MLDO	-10325	-294		70	IOVCC //	-5835	\2 9
14	MLDO	-10255	-294		71	10/05/	V- <u>6</u> 265	/ -29
15	VCI	-10185	-294		72	1900g/	\ √ 6195	-29
16	DATA_N	-10115	-294		73	/ lovcc //	\- \ 3125	-29
17	DATA_N	-10045	-294		74	/ iovcc /	-6055	-29
18	DATA_P	-9975	-294		75	gdyd	-5985	-29
19	DATA_P	-9905	-294		76	DVDQ	-5915	-29
20	STB_CLKN	-9835	-294	(77	DVDD	-5845	-29
21	STB_CLKN	-9765	-294	^`	1/48-	NOVDD	-5775	-29
22	STB_CLKP	-9695	-294		\ <u>7</u> 9\	DVDD	-5705	-29
23	STB_CLKP	-9625	-294		$\sqrt{88}$	DVDD	-5635	-29
24	TS[0]	-9555	-294		81	DVDD	-5565	-29
25	TESTO[7]	-9485	-294	~\\ <u>`</u>	82>	DVDD	-5495	-29
26	TESTO[6]	-9415	-294/	////	/3/S	DVDD	-5425	-29
27	TESTO[5]	-9345	294		84	DVDD	-5355	-29
28	TESTO[4]	-9275 〈	-29¥	.))	85	DVDD	-5285	-29
29	TESTO[3]	-9205	-204	\setminus //	86	DGND	-5215	-29
30	TESTO[2]	-261345	-294	\	87	DGND	-5145	-29
31	TESTO[1]	-Ø 065	_ -294\	\	88	DGND	-5075	-29
32	TESTO[0]	8995	-294	\rightarrow	89	DGND	-5005	-29
33	CABC_ON	-8925	-294		90	DGND	-4935	-29
34	CABC_PWM	-8855	-294		91	DGND	-4865	-29
35	IM[Q]	-9X8Z	V ₋₂₉₄		92	DGND	-4795	-29
36	_W[1]	-8745	-294		93	DGND	-4725	-29
37	IM(2)	-8645	-294		94	VGS	-4655	-29
38	RESX	8575	-294		95	VGS	-4585	-29
39	VSYNC)	-8505	-294		96	TESTP	-4515	-29
40	\\HSYNC/	-8435	-294		97	AGND	-4445	-29
41	DOTELK	-8365	-294		98	AGND	-4375	-29
42	√ ENABLE	-8295	-294		99	AGND	-4305	-29
\\\43	DB[17]	-8225	-294		100	AGND	-4235	-29
44	DB[16]	-8155	-294		101	AGND	-4165	-29
45	DB[15]	-8085	-294		102	AGND	-4095	-29
46	DB[14]	-8015	-294		103	AGND	-4025	-29
47	DB[13]	-7945	-294		104	AGND	-3955	-29
48	DB[12]	-7875	-294		105	AGND	-3885	-29
49	DB[11]	-7805	-294		106	AGND	-3815	-29
50	DB[10]	-7735	-294		107	VCOM	-3745	-29
51	DB[9]	-7665	-294		108	VCOM	-3675	-29
52	DB[8]	-7595	-294		109	VCOM	-3605	-29
53	DB[7]	-7525	-294		110	VCOM	-3535	-29
54	DB[6]	-7455	-294		111	VCOM	-3465	-29
55	DB[5]	-7385	-294		112	VCOM	-3395	-29



I 440	1,004	0005	004	I	170	l voi	005	l 00.4
113	VCOM	-3325	-294	-	170	VCL	665	-294
114	VCOM	-3255	-294	-	171	VCL	735	-294
115	VCOM	-3185	-294	-	172	VCL	805	-294
116	VCOM	-3115	-294		173	VCL	875	-294
117	VCOM	-3045	-294		174	VCI	945	-294
118	VCOM	-2975	-294		175	VCI	1015	-294
119	VCOM	-2905	-294		176	VCI	1085	-294
120	VCOM	-2835	-294		177	VCI	1155	-294
121	VCOM	-2765	-294		178	VCI	1225	-294
122	VCOM	-2695	-294		179	VCI	1295	-294
123	VREG10UT	-2625	-294		180	VCI	1365	-294
124	VREG10UT	-2555	-294		181	VCI	1435	-294
125	VREG10UT	-2485	-294		182	VCI ~	1505	-294
126	VREG10UT	-2415	-294		183	VCI /	1575	294
127	VREG10UT	-2345	-294		184	VÇI \\	7645	2 94
128	VREG10UT	-2275	-294		185	KCV /	V 17/15	/ -294
129	VREG10UT	-2205	-294		186	//vc//	\ \ 1785	-294
130	VREG10UT	-2135	-294		187	/ vci //	1855	-294
131	VREG10UT	-2065	-294		188 🗸	VCI	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-294
132	VREG10UT	-1995	-294		189	Vά	1995	-294
133	NVREG1OUT	-1925	-294		190	/ //	2065	-294
134	NVREG1OUT	-1855	-294	/	191	VCI	2135	-294
135	NVREG1OUT	-1785	-294	\	792	VCI	2205	-294
136	NVREG1OUT	-1715	-294		193	TESTN	2275	-294
137	NVREG1OUT	-1645	-294		194	C13B	2345	-294
138	NVREG1OUT	-1575	-294		195	C13B	2415	-294
139	NVREG1OUT	-1505	-294		1,96	C13B	2485	-294
140	VREF	-1435	-294		187	C13B	2555	-294
141	VREF	-1365	2 94		198	C13B	2625	-294
142	VREF	-1295 🗸	-294	1 11	199	C13B	2695	-294
143	VREF	-1225	-294	\setminus \cup	200	C13B	2765	-294
144	VREF	-1/58	-294		201	C13B	2835	-294
	DDVDL	-2/085	-294 \-294		201	C13B	2905	-294
145		$\overline{}$	-294					
146	DDVDL	1015	-294 -294	~	203	C13B	2975	-294
147	DDVDL	-945			204	C13B	3045	-294
148	DDVDL	-875	-294	-	205	C13A	3115	-294
149	DDKDL	-805	√ -294		206	C13A	3185	-294
150	DDVDL	735	-294		207	C13A	3255	-294
151	AGVAG	-665	-294		208	C13A	3325	-294
152	/ DDVDL	-595	-294		209	C13A	3395	-294
153	DDVDL	-525	-294		210	C13A	3465	-294
154	DDVDH/	-455	-294		211	C13A	3535	-294
155	DOVER	-385	-294		212	C13A	3605	-294
156	DDVDH	-315	-294		213	C13A	3675	-294
157) DDVDH	-245	-294		214	C13A	3745	-294
158	DDVDH	-175	-294		215	C13A	3815	-294
159	DDVDH	-105	-294		216	C12B	3885	-294
160	DDVDH	-35	-294		217	C12B	3955	-294
161	DDVDH	35	-294		218	C12B	4025	-294
162	DDVDH	105	-294		219	C12B	4095	-294
163	VCL	175	-294		220	C12B	4165	-294
164	VCL	245	-294		221	C12B	4235	-294
	1/01	315	-294		222	C12B	4305	-294
165	VCL	0.0					_	
165 166		385	-294		223	C12B	4375	-294
166	VCL	385	-294			C12B C12B		
					223 224 225	C12B C12B C12B	4375 4445 4515	-294 -294 -294



ı	1	i	ī	1	ı	1	1	ı
227	C12A	4655	-294	<u> </u>	284	C21A	8645	-294
228	C12A	4725	-294		285	C21A	8715	-294
229	C12A	4795	-294		286	C21A	8785	-294
230	C12A	4865	-294		287	C21A	8855	-294
231	C12A	4935	-294		288	C21A	8925	-294
232	C12A	5005	-294		289	C21A	8995	-294
233	C12A	5075	-294		290	C21A	9065	-294
234	C12A	5145	-294		291	C21A	9135	-294
235	C12A	5215	-294		292	C21A	9205	-294
236	VGL	5285	-294		293	C21A	9275	-294
237	VGL	5355	-294		294	C21A	_9 345	-294
238	VGL	5425	-294		295	C21A	9415	-294
239	VGL	5495	-294		296	C22B 🔨	9485	-294
240	VGL	5565	-294		297	C22B	9555	294
241	VGL	5635	-294		298	C22B	9625	2 94
242	VGL	5705	-294		299	, C22B,	9695	> -294
243	VGL	5775	-294	1	300	C22B	9765	-294
244	VGL	5845	-294	1	301	C22B	9835	-294
245	VGL	5915	-294	1	302 🗸	\$22B	9905	-294
246	AGND	5985	-294	1	30\$	\$22B	9975	-294
247	AGND	6055	-294	1	304	C228	10045	-294
248	AGND	6125	-294	1 /	305	C22B	10115	-294
249	VGH	6195	-294	1 ,	1806	C22B	10185	-294
250	VGH	6265	-294		80X	C _{22B}	10255	-294
251	VGH	6335	-294		√ 308	C22A	10325	-294
252	VGH	6405	-294		309	C22A	10395	-294
253	VGH	6475	-294		3,10>	C22A	10465	-294
254	VGH	6545	-294	///	3/1	C22A	10535	-294
255	VGH	6615	294		312	C22A	10605	-294
256	VGH	6685 /	-294)))	313	C22A	10675	-294
257	C11B	6755	-894	\mathbb{N}	314	C22A	10745	-294
258	C11B	6825	-294		315	C22A	10745	-294
259	C11B	6895	-294	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	316	C22A	10885	-294
260	C11B	6965	-294	$\langle \rangle$	317	C22A	10955	-294
261		7085	-294 -294	-		C22A	11025	-294
	C11B	$\overline{}$		-	318			
262	C11B	7105	-294	-	319	C22A	11095	-294
263	CMA	7045	V-294	-	320	C22A	11165	-294
264	C11A	7245	-294	-	321	DUMMY6	11205	149
265	GUA	7315	-294	1	322	DUMMY7	11190	274
266	C11A	7385	-294	-	323	G1	11175	149
267	C11A	7455	-294	-	324	G3	11160	274
268	C11A	7525	-294	-	325	G5	11145	149
269	C21B	7595	-294	-	326	G7	11130	274
270	C21B	7665	-294	-	327	G9	11115	149
271) C21B	7735	-294	-	328	G11	11100	274
5,45	C21B	7805	-294	-	329	G13	11085	149
273	✓ C21B	7875	-294	-	330	G15	11070	274
274	C21B	7945	-294	-	331	G17	11055	149
275	C21B	8015	-294		332	G19	11040	274
276	C21B	8085	-294	-	333	G21	11025	149
277	C21B	8155	-294		334	G23	11010	274
278	C21B	8225	-294		335	G25	10995	149
279	C21B	8295	-294	_	336	G27	10980	274
280	C21B	8365	-294]	337	G29	10965	149
281	C21B	8435	-294]	338	G31	10950	274
282	C21B	8505	-294	1	339	G33	10935	149
202	0210	0000	-234]	339	033	10933	149



i	1	ı	ı	ı		1	Ī	
341	G37	10905	149		398	G151	10050	274
342	G39	10890	274		399	G153	10035	149
343	G41	10875	149		400	G155	10020	274
344	G43	10860	274		401	G157	10005	149
345	G45	10845	149		402	G159	9990	274
346	G47	10830	274		403	G161	9975	149
347	G49	10815	149		404	G163	9960	274
348	G51	10800	274		405	G165	9945	149
349	G53	10785	149		406	G167	9930	274
350	G55	10770	274		407	G169	9915	149
351	G57	10755	149		408	G171	/9Q 00	274
352	G59	10740	274		409	G173	9885	149
353	G61	10725	149		410	G175 🔨	9870	274/
354	G63	10710	274		411	G177	9855	149/
355	G65	10695	149		412	G179	9840	274
356	G67	10680	274		413	.6481	9825	7 149
357	G69	10665	149		414	G183	9810	274
358	G71	10650	274		415	G185	9795	149
359	G73	10635	149	1	416 <	G 187	9780	274
360	G75	10620	274	1	414	8,189	9765	149
361	G77	10605	149	1	418	G191	9750	274
362	G79	10590	274	1 /	419	G193	9735	149
363	G81	10575	149	`	420	G195	9720	274
364	G83	10560	274		12/	G197	9705	149
365	G85	10545	149		422	G199	9690	274
366	G87	10530	274	<< /	423	G201	9675	149
367	G89	10515	149	_ \\/	424	G203	9660	274
368	G91	10500	27/		425	G205	9645	149
369	G93	10485	148	////	426	G207	9630	274
			274		426 427			149
370	G95	10470	\ \	\setminus))		G209	9615	
371	G97	10455	149		428	G211	9600	274
372	G99	19440	274		429	G213	9585	149
373	G101	10425	149		430	G215	9570	274
374	G103	10410	274	 	431	G217	9555	149
375	G105	10395	149	-	432	G219	9540	274
376	G107	10380	274		433	G221	9525	149
377	G109	10306	√ 149		434	G223	9510	274
378	G111	10350	274		435	G225	9495	149
379	613//	10335	149		436	G227	9480	274
380	(G115 \	10320	274		437	G229	9465	149
381	G117	10305	149		438	G231	9450	274
282	G119	10290	274		439	G233	9435	149
/ /383~	G121	10275	149		440	G235	9420	274
384	G123	10260	274		441	G237	9405	149
\\385) G125	10245	149		442	G239	9390	274
386	// G127	10230	274		443	G241	9375	149
387	G129	10215	149		444	G243	9360	274
388	G131	10200	274		445	G245	9345	149
389	G133	10185	149		446	G247	9330	274
390	G135	10170	274		447	G249	9315	149
391	G137	10155	149		448	G251	9300	274
392	G139	10140	274		449	G253	9285	149
393	G141	10125	149		450	G255	9270	274
394	G143	10110	274		451	G257	9255	149
			149	1	452	G259	9240	274
395	G145	10095	149		432	0200	0Z-T0	
395 396	G145 G147	10095	274		453	G261	9225	149



Ì	I -	İ	İ	İ	Ī	i -		İ
455	G265	9195	149		512	G379	8340	274
456	G267	9180	274		513	G381	8325	149
457	G269	9165	149		514	G383	8310	274
458	G271	9150	274		515	G385	8295	149
459	G273	9135	149		516	G387	8280	274
460	G275	9120	274		517	G389	8265	149
461	G277	9105	149		518	G391	8250	274
462	G279	9090	274		519	G393	8235	149
463	G281	9075	149		520	G395	8220	274
464	G283	9060	274		521	G397	8205	149
465	G285	9045	149		522	G399	81 90	274
466	G287	9030	274		523	G401	8475	149
467	G289	9015	149		524	G403 🔨	8160	274/
468	G291	9000	274		525	G405	8145	149/
469	G293	8985	149		526	G407	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	274
470	G295	8970	274		527	G409.	8/15	> 149
471	G297	8955	149		528	G411	\ \ 8100	274
472	G299	8940	274]	529	G413	8085	149
473	G301	8925	149	1	530 <	G 415	8070	274
474	G303	8910	274	1	53(8417	8055	149
475	G305	8895	149	1	532	G419	8040	274
476	G307	8880	274	1 /	533	G421	8025	149
477	G309	8865	149	\ \	V534	G423	8010	274
478	G311	8850	274		232	G425	7995	149
479	G313	8835	149		538	G427	7980	274
480	G315	8820	274		537	G429	7965	149
481	G317	8805	149		528	G431	7950	274
482	G319	8790	27/4		589	G433	7935	149
483	G321	8775	148		540	G435	7920	274
484	G323	8760 /	274		541	G437	7905	149
485	G325		<i>\</i>		542	G439	7890	274
486	G325 G327	8745 8730	749 274		543	G439 G441	7875	149
		7.7	1					
487	G329	8/15	149		544	G443	7860	274
488	G331	8700/	274	~	545	G445	7845	149
489	G333 \	8685	149		546	G447	7830	274
490	G335	8670	274		547	G449	7815	149
491	G387	8655	√ 149		548	G451	7800	274
492	G339	8640	274		549	G453	7785	149
493	6341	8625	149		550	G455	7770	274
494	G343\\	8610	274		551	G457	7755	149
495	G345)	8595	149		552	G459	7740	274
496	G347	8580	274		553	G461	7725	149
497~	G349	8565	149		554	G463	7710	274
498	G351	8550	274		555	G465	7695	149
\ \4 99	G353	8535	149		556	G467	7680	274
500	// G355	8520	274		557	G469	7665	149
501	G357	8505	149		558	G471	7650	274
502	G359	8490	274		559	G473	7635	149
503	G361	8475	149		560	G475	7620	274
504	G363	8460	274		561	G477	7605	149
505	G365	8445	149		562	G479	7590	274
506	G367	8430	274		563	DUMMY8	7575	149
507	G369	8415	149]	564	DUMMY9	7560	274
508	G371	8400	274	1	565	DUMMY10	7395	149
509	G373	8385	149	1	566	S961	7380	274
				1				
510	G375	8370	274		567	S960	7365	149



I	l -	l	l	İ		l -	l	I
569	S958	7335	149		626	S901	6480	274
570	S957	7320	274		627	S900	6465	149
571	S956	7305	149		628	S899	6450	274
572	S955	7290	274		629	S898	6435	149
573	S954	7275	149		630	S897	6420	274
574	S953	7260	274		631	S896	6405	149
575	S952	7245	149		632	S895	6390	274
576	S951	7230	274		633	S894	6375	149
577	S950	7215	149		634	S893	6360	274
578	S949	7200	274		635	S892	6345	149
579	S948	7185	149		636	S891	6 330	274
580	S947	7170	274		637	S890	6815	149
581	S946	7155	149		638	S889 🔨	6300	274/
582	S945	7140	274		639	S888 \	6285	149/
583	S944	7125	149		640	S887 \\	8 270	214
584	S943	7110	274		641	5888	6255	> 149
585	S942	7095	149		642	\$885	6240	274
586	S941	7080	274]	643	S884	0225	149
587	S940	7065	149	1	644 🗸	\$883	6210	274
588	S939	7050	274	1	646	5882	6195	149
589	S938	7035	149	1	646	S884	6180	274
590	S937	7020	274	/	647	S880	6165	149
591	S936	7005	149	\ \	V 048	\$879	6150	274
592	S935	6990	274		649	\$878	6135	149
593	S934	6975	149		√ 650	S877	6120	274
594	S933	6960	274		651	S876	6105	149
595	S932	6945	149		652	S875	6090	274
596	S931	6930	27/4		683	S874	6075	149
597	S930	6915	148		654	S873	6060	274
598	S929	6900 /	274		655	S872	6045	149
599	S928	6885	<i>\</i>			S871	6030	274
600	S927	6879	749 274		656 657	S870	6015	149
			 					
601	S926	6855	149		658	S869	6000	274
602	S925	6840	274	 	659	S868	5985	149
603	\$924	6885	149	-	660	S867	5970	274
604	\$923	8810	274		661	S866	5955	149
605	S982	6 <u>7</u> 95	√ 149		662	S865	5940	274
606	S921	6780	274		663	S864	5925	149
607	5928	6765	149		664	S863	5910	274
608	(S919 \	6750	274		665	S862	5895	149
609	S918)	6735	149		666	S861	5880	274
810	S917	6720	274		667	S860	5865	149
<u>/611 ~</u>	\$916	6705	149		668	S859	5850	274
612	S915	6690	274		669	S858	5835	149
\ \ 613	S914	6675	149		670	S857	5820	274
6M	S913	6660	274		671	S856	5805	149
615	S912	6645	149		672	S855	5790	274
616	S911	6630	274		673	S854	5775	149
617	S910	6615	149		674	S853	5760	274
618	S909	6600	274		675	S852	5745	149
619	S908	6585	149		676	S851	5730	274
620	S907	6570	274		677	S850	5715	149
621	S906	6555	149		678	S849	5700	274
622	S905	6540	274		679	S848	5685	149
623	S904	6525	149	1	680	S847	5670	274
	S903			1				149
624	3903	6510	274		681	S846	5655	149



Ī	1	1	ı	1		1	Ī	ı
683	S844	5625	149		740	S787	4770	274
684	S843	5610	274		741	S786	4755	149
685	S842	5595	149		742	S785	4740	274
686	S841	5580	274		743	S784	4725	149
687	S840	5565	149		744	S783	4710	274
688	S839	5550	274		745	S782	4695	149
689	S838	5535	149	1	746	S781	4680	274
690	S837	5520	274		747	S780	4665	149
691	S836	5505	149		748	S779	4650	274
692	S835	5490	274		749	S778	4635	149
693	S834	5475	149	1	750	S777	4 620	274
694	S833	5460	274	1	751	S776	4605	149
695	S832	5445	149		752	\$775 ^	4590	274/
696	S831	5430	274		753	S774 N	4575	149/
697	S830	5415	149		754	\$773	4560	274
698	S829	5400	274	-	755	S\72x	4545	149
699	S828	5385	149	-	756	877	4530	274
700	S827	5370	274	1	757	S770	4530	149
700	S826	5355	149	1	758	\$769	4500	274
701	S825	5340	274	1	750	\$768	4485	149
703	S824	5325	149	1	760	\$767	4470	274
703	S823	5310	274	1 ,	760 761	S766	4455	149
705	S822	5295	149		762	\$765	4440	274
706	S821	5280	274		763	\$764	4425	149
707	S820	5265	149		764	S763	4410	274
707	S819		274		765	S762	4395	149
709	S818	5250 5235	149		786	\$762 \$761	4393	274
710	S817	5233	27/4		787	S760	4365	
710	S816	5220	148	////	768	S759	4350	149 274
711			274		~			149
	S815	5190	\ \		769	\$758	4335	
713 714	S814 S813	5175 5160	149 274		770	S757 S756	4320	274 149
		5/145	149		771		4305	
715	S812			$\langle \rangle$	772	S755	4290	274
716	S811	5180	274	~	773	S754	4275	149
717	\$810	5115	149	-	774	\$753	4260	274
718	S809	5100	274	1	775	S752	4245	149
719	S868	5085	√ 149	-	776	S751	4230	274
720	S807	5070	274	-	777	S750	4215	149
721	5806	5055	149	-	778	S749	4200	274
722	S805	5040	274	-	779	S748	4185	149
723	S804)	5025	149	-	780	S747	4170	274
724	\$803	5010	274	-	781	S746	4155	149
725	\$802	4995	149	-	782	S745	4140	274
726	S801	4980	274	-	783	S744	4125	149
727) S800	4965	149	-	784	S743	4110	274
728	S799	4950	274	-	785	S742	4095	149
729	S798	4935	149	-	786	S741	4080	274
730	S797	4920	274	-	787	S740	4065	149
731	S796	4905	149	-	788	S739	4050	274
732	S795	4890	274	-	789	S738	4035	149
733	S794	4875	149	-	790	S737	4020	274
734	S793	4860	274	-	791	S736	4005	149
735	S792	4845	149	-	792	S735	3990	274
736	S791	4830	274	-	793	S734	3975	149
737	S790	4815	149		794	S733	3960	274
738	S789	4800	274		795	S732	3945	149
739	S788	4785	149]	796	S731	3930	274



ı	1	Ī	ī	ı	i	1	1	i
797	S730	3915	149		854	S673	3060	274
798	S729	3900	274		855	S672	3045	149
799	S728	3885	149		856	S671	3030	274
800	S727	3870	274		857	S670	3015	149
801	S726	3855	149		858	S669	3000	274
802	S725	3840	274		859	S668	2985	149
803	S724	3825	149		860	S667	2970	274
804	S723	3810	274		861	S666	2955	149
805	S722	3795	149		862	S665	2940	274
806	S721	3780	274		863	S664	2925	149
807	S720	3765	149		864	S663	2 910	274
808	S719	3750	274]	865	S662	2895	149
809	S718	3735	149]	866	S661 ~	2880	274/
810	S717	3720	274		867	S660 N	2865	149/
811	S716	3705	149		868	S659 \\	2850	274
812	S715	3690	274	1	869	5658	2835	149
813	S714	3675	149	1	870	365	2820	274
814	S713	3660	274	1	871	S656	2805	149
815	S712	3645	149		872 🗸	\$655	2790	274
816	S711	3630	274	1	878	\$654	2775	149
817	S710	3615	149	1	874	S658	2760	274
818	S709	3600	274	,	875	S652	2745	149
819	S708	3585	149	\ \ \	876	\$651	2730	274
820	\$707	3570	274		87X	\$650	2715	149
821	S706	3555	149		878	S649	2700	274
822	\$705	3540	274	<< /	879	S648	2685	149
823	\$703 \$704	3525	149	_ \\/	880>	\$647	2670	274
824	S703	3510	27/4		881	S646	2655	149
825	\$703 \$702	3495	148	////	882	S645	2640	274
			274		883	S644		149
826	\$701	3480	<i>\</i>	\setminus))			2625	
827	\$700	3465	149		884	S643	2610	274
828	S699	3450	274		885	S642	2595	149
829	S698	3435	149		886	S641	2580	274
830	S697	3420/	274	 	887	S640	2565	149
831	S696 \	3405	149		888	S639	2550	274
832	S695	3390	274		889	S638	2535	149
833	S694	3875	√ 149		890	S637	2520	274
834	S693	3360	274		891	S636	2505	149
835	<u>\$692</u>	3345	149		892	S635	2490	274
836	(S691\\ \	3330	274		893	S634	2475	149
837	\\ S690 \\	3315	149		894	S633	2460	274
838	S689	3300	274		895	S632	2445	149
/ 839~	\$688	3285	149		896	S631	2430	274
840	S687	3270	274		897	S630	2415	149
841) S686	3255	149		898	S629	2400	274
848	S685	3240	274		899	S628	2385	149
843	S684	3225	149		900	S627	2370	274
844	S683	3210	274		901	S626	2355	149
845	S682	3195	149		902	S625	2340	274
846	S681	3180	274		903	S624	2325	149
847	S680	3165	149		904	S623	2310	274
848	S679	3150	274		905	S622	2295	149
849	S678	3135	149		906	S621	2280	274
850	S677	3120	274		907	S620	2265	149
851	S676	3105	149		908	S619	2250	274
	S675	3090	274		909	S618	2235	149
852	3073	3090	214		909	3010	2233	149



912 S615 2190 274 913 S614 2175 149 970 S 914 S613 2160 274 971 S 916 S611 2130 274 973 S 917 S610 2115 149 974 S 918 S609 2100 274 975 S 918 S609 2100 274 975 S 920 S607 2070 274 977 S 920 S607 2070 274 977 S 921 S606 2055 149 978 S 922 S605 2040 274 979 S 922 S605 2040 274 981 S 922 S605 2010 274 981 S 922 S606 2055 149 982 S 926 S601	3559 1350 3558 1335 3557 1320 3556 1305 3555 1290 3554 1275 3553 1260 3552 1245	274 149 274 149
913 \$614 2175 149 914 \$613 2160 274 971 \$5 915 \$612 2145 149 972 \$5 916 \$611 2130 274 973 \$5 917 \$610 2115 149 974 \$5 918 \$609 2100 274 975 \$5 919 \$608 2085 149 976 \$5 920 \$607 2070 274 977 \$5 921 \$606 2055 149 978 \$5 921 \$606 2055 149 978 \$5 922 \$605 2040 274 977 \$6 923 \$604 2025 149 980 \$5 924 \$603 2010 274 981 \$6 925 \$602 1995 149 982 \$6 927 <td< td=""><td>3557 1320 3556 1305 3555 1290 3554 1275 3553 1260</td><td>274</td></td<>	3557 1320 3556 1305 3555 1290 3554 1275 3553 1260	274
914 S613 2160 274 915 S612 2145 149 916 S611 2130 274 917 S610 2115 918 S609 2100 274 919 S608 2085 149 920 S607 2070 274 921 S606 2055 149 922 S605 2040 274 923 S604 2025 149 924 S603 2010 274 925 S602 1995 149 926 S601 1980 274 927 S600 1965 149 928 S599 1950 274 931 S596 1905 149 933 S594 1875 149 933 S594 1875 149 933 S588 1785 149 934 S583 1700 274 944 S683 1700 274 945 S682 1695 149 946 S581 1690 274 949 S677 1620 274 949 S677 1620 274 949 S677 1620 274 949 S677 1600 274 949 S677 1600 274 949 S677 1620 274 949 S677 1600 274 949 S677 1600 274 949 S677 1600 274 949 S677 1600 274 949 S688 1785 149 940 S587 1770 274 941 S586 1755 149 944 S583 1700 274 945 S582 1695 149 946 S581 1695 149 948 S579 1620 274 949 S678 1605 149 949 S678 1635 149 940 S587 1770 274 941 S586 1755 149 942 S585 149 943 S584 1755 149 944 S583 1700 274 945 S575 1590 274 951 S676 1605 149 952 S677 1600 274 951 S676 1605 149 953 S574 1575 149 1000 S	3556 1305 3555 1290 3554 1275 3553 1260	
915	3555 1290 3554 1275 3553 1260	149
916 S611 2130 274 973 S 917 S610 2115 149 974 S 918 S609 2100 274 975 S 919 S608 2085 149 976 S 920 S607 2070 274 977 S 921 S606 2055 149 978 S 922 S605 2040 274 979 S 9223 S604 2025 149 980 S 923 S604 2025 149 980 S 924 S603 2010 274 981 S 925 S602 1995 149 982 S 926 S601 1980 274 983 S 927 S600 1965 149 984 S 929 S598 1935 149 986 S	5554 1275 5553 1260	
917	5553 1260	274
918 \$609 \$2100 \$274 \$975 \$5 919 \$608 \$2085 \$149 \$976 \$5 920 \$607 \$2070 \$274 \$977 \$5 921 \$6606 \$2055 \$149 \$978 \$5 922 \$605 \$2040 \$274 \$979 \$9 922 \$605 \$2040 \$274 \$980 \$9 922 \$605 \$2040 \$274 \$980 \$9 922 \$603 \$2010 \$274 \$981 \$980 \$9 924 \$603 \$2010 \$274 \$981 \$982 \$982 \$982 \$982 \$982 \$982 \$982 \$982 \$983 \$982 \$983 \$982 \$983 \$984 \$984 \$984 \$984 \$985 \$985 \$985 \$985 \$985 \$985 \$986 \$986 \$988 \$986 \$988 \$986 \$988 \$986 \$988		149
919 \$608 2085 149 976 \$5 920 \$607 2070 274 977 \$5 921 \$606 2055 149 978 \$5 922 \$605 2040 274 979 \$5 \$9 \$922 \$6605 2040 274 979 \$5 \$9 \$980 \$9 \$980 \$9 \$980 \$9 \$980 \$9 \$980 \$9 \$980 \$9 \$980	5552 1245	274
920 \$607 2070 274 921 \$606 2055 149 922 \$605 2040 274 923 \$604 2025 149 924 \$603 2010 274 925 \$602 1995 149 926 \$601 1980 274 927 \$600 1965 149 928 \$599 1950 274 929 \$598 1935 149 930 \$597 1920 274 931 \$596 1905 149 932 \$595 1890 274 933 \$597 1920 274 933 \$596 1905 149 934 \$593 1860 274 933 \$594 1875 149 936 \$591 1830 274 937 \$580 1851 149 940 \$587 <td></td> <td>149</td>		149
921 \$606 \$2055 \$149 978 \$5 922 \$605 \$2040 \$274 \$979 \$5 923 \$604 \$2025 \$149 \$980 \$5 924 \$603 \$2010 \$274 \$981 \$5 925 \$6601 \$1995 \$149 \$982 \$5 926 \$6601 \$1980 \$274 \$983 \$5 927 \$600 \$1965 \$149 \$984 \$28 \$2 927 \$600 \$1965 \$149 \$984 \$28 \$3 \$3 929 \$598 \$1935 \$149 \$986 \$986 \$988 \$3 \$3 930 \$597 \$1920 \$274 \$986 \$988 \$3 \$3 \$388 \$3 \$3 \$398 \$389 \$3 \$389 \$3 \$389 \$388 \$3 \$3 \$399 \$3 \$38 \$389 \$389 \$389 \$3	5551 1230	274
922 \$605 \$2040 \$274 \$979 \$5 923 \$604 \$2025 \$149 \$980 \$5 924 \$603 \$2010 \$274 \$981 \$5 925 \$602 \$1995 \$149 \$982 \$5 926 \$601 \$1980 \$274 \$983 \$5 927 \$600 \$1965 \$149 \$984 \$985 \$5 928 \$599 \$1950 \$274 \$985 \$5 \$985 \$5 929 \$598 \$1935 \$149 \$986 \$8 \$986 \$985 \$5 \$986 \$985 \$5 \$986 \$986 \$986 \$986 \$986 \$986 \$986 \$985 \$5 \$985 \$986	5550 1215	149
923 \$604 \$2025 \$149 \$980 \$5 924 \$603 \$2010 \$274 \$981 \$5 925 \$602 \$1995 \$149 \$982 \$5 926 \$601 \$1980 \$274 \$983 \$2 927 \$600 \$1965 \$149 \$984 \$984 928 \$599 \$1950 \$274 \$985 \$385 \$3 929 \$598 \$1935 \$149 \$986 \$985 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$385 \$3 \$3 \$385 \$3 \$385 \$3 <td>5549 /200</td> <td>274</td>	5549 /200	274
924 \$603 2010 274 925 \$602 1995 149 926 \$601 1980 274 927 \$600 1965 149 928 \$599 1950 274 929 \$598 1935 149 930 \$597 1920 274 931 \$596 1905 149 932 \$595 1890 274 933 \$594 1875 149 934 \$593 1860 274 935 \$592 1845 149 936 \$591 1830 274 937 \$590 1815 149 938 \$589 1800 274 939 \$588 1785 49 940 \$587 1770 274 941 \$586 1755 49 942 \$585 1/49 24 944 \$583	548 185	149
925 \$602 1995 149 982 \$801 980 274 983 \$93<	5547 1170	274/
926 \$601 1980 274 927 \$600 1965 149 928 \$599 1950 274 929 \$598 1935 149 930 \$597 1920 274 931 \$596 1905 149 932 \$595 1890 274 933 \$594 1875 149 934 \$593 1860 274 935 \$592 1845 149 936 \$591 1830 274 938 \$589 1800 274 938 \$589 1800 274 939 \$588 1785 44 940 \$587 1770 274 941 \$586 1755 49 942 \$585 1749 24 944 \$583 1740 274 945 \$582 1635 149 944 \$583	5546 1155	149/
926 S601 1980 274 927 S600 1965 149 928 S599 1950 274 929 S598 1935 149 930 S597 1920 274 931 S596 1905 149 932 S595 1890 274 933 S594 1875 149 934 S593 1860 274 935 S592 1845 149 936 S591 1830 274 938 S589 1800 274 938 S589 1800 274 939 958 1785 44 940 S587 1770 274 941 S586 1755 149 942 S585 1740 274 945 S582 1635 149 944 S583 170 274 945 S582	5545	2/14
927 \$600 1965 149 928 \$599 1950 274 929 \$598 1935 149 930 \$597 1920 274 931 \$596 1905 149 932 \$595 1890 274 933 \$594 1875 149 934 \$593 1860 274 935 \$592 1845 149 936 \$591 1830 274 937 \$590 1815 149 938 \$589 1800 274 939 \$588 1785 48 940 \$587 1770 274 941 \$586 1755 49 942 \$585 1446 996 943 \$584 1725 149 944 \$583 1700 274 945 \$582 1695 149 946 \$581	\$44 \V1/25	149
929 \$598 1935 149 930 \$597 1920 274 931 \$596 1905 149 932 \$595 1890 274 933 \$594 1875 149 934 \$593 1860 274 935 \$592 1845 149 936 \$591 1830 274 938 \$589 1800 274 939 \$588 1785 149 940 \$587 1770 274 941 \$586 1755 149 942 \$585 1446 24 941 \$586 1755 149 942 \$585 1446 24 944 \$583 1700 274 945 \$585 149 944 \$583 1700 274 945 \$582 1695 149 948 \$579 1665	5543 1110	274
929 \$598 1935 149 930 \$597 1920 274 931 \$596 1905 149 932 \$595 1890 274 933 \$594 1875 149 934 \$593 1860 274 935 \$592 1845 149 936 \$591 1830 274 938 \$589 1800 274 939 \$588 1785 149 940 \$587 1770 274 941 \$586 1755 149 942 \$585 1446 24 941 \$586 1755 149 942 \$585 1446 24 944 \$583 1700 274 945 \$585 149 944 \$583 1700 274 945 \$582 1695 149 948 \$579 1665	5542 1095	149
930 S597 1920 274 931 S596 1905 149 932 S595 1890 274 933 S594 1875 149 934 S593 1860 274 935 S592 1845 149 936 S591 1830 274 938 S589 1800 274 939 S588 1785 149 940 S587 1770 274 941 S586 1755 149 942 S585 1749 274 941 S586 1755 149 942 S585 1749 274 943 S584 1725 149 944 S583 180 274 945 S582 1695 149 946 S581 1680 274 948 S579 1620 274 949 S578 <td>541 1080</td> <td>274</td>	541 1080	274
931 \$596 1905 149 932 \$595 1890 274 933 \$594 1875 149 934 \$593 1860 274 935 \$592 1845 149 936 \$591 1830 274 937 \$590 1815 149 938 \$589 1800 274 939 \$588 1785 144 996 \$5 \$996 \$5 940 \$587 1770 274 991 \$997 \$5 941 \$586 1755 149 942 \$585 1749 274 943 \$584 1725 149 944 \$583 170 274 945 \$582 1695 149 946 \$581 168 274 947 \$580 1665 149 950 \$577 1620	540 1065	149
932 S595 1890 274 933 S594 1875 149 934 S593 1860 274 935 S592 1845 149 936 S591 1830 274 937 S590 1815 149 938 S589 1800 274 939 S588 1785 144 940 S587 1770 274 941 S586 1755 149 942 S585 1749 274 943 S584 1725 149 944 S583 170 274 944 S583 170 274 945 S582 1695 149 946 S581 1680 274 948 S579 4650 274 949 9528 1635 149 950 S577 1620 274 951 S576	5539 1050	274
933 \$594 \$1875 \$149 934 \$593 \$1860 \$274 935 \$592 \$1845 \$149 936 \$591 \$1830 \$274 937 \$590 \$1815 \$149 938 \$589 \$1800 \$274 939 \$588 \$1785 \$44 940 \$587 \$1770 \$274 941 \$586 \$1755 \$49 942 \$585 \$149 \$999 943 \$584 \$1725 \$149 944 \$583 \$170 \$274 945 \$582 \$1635 \$149 946 \$581 \$680 \$274 948 \$579 \$4650 \$274 949 \$5678 \$1620 \$274 951 \$576 \$1605 \$149 953 \$574 \$1575 \$149 953 \$574 \$1575 \$149	5538 1035	149
934 \$593 \$1860 \$274 \$991 \$35 \$592 \$1845 \$149 \$992 \$36 \$591 \$1830 \$274 \$993 \$393 \$38 \$589 \$1800 \$274 \$993 \$394 <td< td=""><td>5537 1020</td><td>274</td></td<>	5537 1020	274
935 S592 1845 149 992 S 936 S591 1830 274 993 S 937 S590 1815 149 994 S 938 S589 1800 274 995 S 939 S588 1785 446 996 S 940 S587 1770 274 997 S 941 S586 1755 149 998 S 941 S586 1755 149 999 S 942 S585 1740 274 999 S 943 S584 1725 149 1000 S 944 S583 1740 274 1001 S 945 S582 1695 149 1002 S 946 S581 1680 274 1003 S 949 9578 1635 149 1006 S	5536 1005	149
936 \$591 \$1830 \$274 \$993 \$3937 \$590 \$1815 \$149 \$984 \$398 \$388 \$589 \$1800 \$274 \$965 \$3995 \$3995 \$3995 \$3995 \$3995 \$3995 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3999	S535 990	274
937 \$590 1815 149 994 \$38 \$389 1800 274 \$955 \$3995 \$3995 \$3995 \$3995 \$3996 \$3996 \$3996 \$3996 \$3997 \$3996 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3999	6534 975	149
938 \$589 \$1800 \$274 \$965 \$399 \$399 \$588 \$1785 \$448 \$996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3996 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3997 \$3999 <td>5533 960</td> <td>274</td>	5533 960	274
939 \$588 1785 446 996 \$397 \$3	5532 945	149
940 \$587 1770 274 941 \$586 1755 149 998 \$5 942 \$585 1740 274 999 \$5 943 \$584 1725 149 1000 \$5 944 \$583 1740 274 1001 \$5 945 \$582 1695 149 1002 \$5 946 \$581 1680 274 1003 \$5 947 \$580 1685 149 1004 \$5 948 \$579 4650 274 1005 \$5 949 \$678 1635 149 1006 \$5 950 \$577 1620 274 1007 \$5 951 \$576 1605 149 1008 \$5 952 \$575 1590 274 1009 \$5 953 \$574 1575 149 1010 \$5 954	5532 943 5531 930	274
941 \$586 \$1755 \$149 \$998 \$3 942 \$585 \$149 \$274 \$999 \$3 943 \$584 \$125 \$149 \$1000 \$3 944 \$583 \$170 \$274 \$1001 \$3 945 \$582 \$1695 \$149 \$1002 \$3 946 \$581 \$680 \$274 \$1003 \$3 947 \$580 \$149 \$1004 \$3 948 \$579 \$4650 \$274 \$1005 \$3 949 \$678 \$1635 \$149 \$1006 \$3 950 \$577 \$1620 \$274 \$1007 \$3 951 \$576 \$1605 \$149 \$1008 \$3 952 \$575 \$1590 \$274 \$1009 \$3 953 \$574 \$1575 \$149 \$1010 \$3 954 \$5573 \$1560 \$274 \$1011		149
942 \$585 \$149 \$24 \$999 \$3 943 \$584 \$1725 \$149 \$1000 \$3 944 \$583 \$740 \$274 \$1001 \$3 945 \$582 \$1695 \$149 \$1002 \$3 946 \$581 \$680 \$274 \$1003 \$3 947 \$580 \$149 \$1004 \$3 948 \$579 \$4650 \$274 \$1005 \$3 949 \$678 \$1635 \$149 \$1006 \$3 950 \$577 \$1620 \$274 \$1007 \$3 951 \$576 \$1605 \$149 \$1008 \$3 952 \$575 \$1590 \$274 \$1009 \$3 953 \$574 \$1575 \$149 \$1010 \$3 954 \$5573 \$1560 \$274 \$1011 \$3	5530 915 2530 000	
943 \$584 \$125 \$149 \$1000 \$350 <td< td=""><td>5529 900</td><td>274</td></td<>	5529 900	274
944 \$583 \$70 \$274 \$1001 \$3 945 \$582 \$1695 \$149 \$1002 \$3 946 \$581 \$680 \$274 \$1003 \$3 947 \$580 \$65 \$149 \$1004 \$3 948 \$579 \$4650 \$274 \$1005 \$3 949 \$578 \$1635 \$149 \$1006 \$3 950 \$577 \$1620 \$274 \$1007 \$3 951 \$576 \$1605 \$149 \$1008 \$3 952 \$575 \$1590 \$274 \$1009 \$3 953 \$574 \$1575 \$149 \$1010 \$3 954 \$573 \$1560 \$274 \$1011 \$3	5528 885	149
945 \$582 \$1695 \$149 946 \$581 \$680 \$274 947 \$580 \$65 \$149 948 \$579 \$650 \$274 949 \$678 \$1635 \$149 950 \$577 \$1620 \$274 951 \$576 \$1605 \$149 952 \$575 \$1590 \$274 953 \$574 \$1575 \$149 954 \$573 \$1560 \$274 \$1010 \$5 \$274 \$274 \$374 \$375 \$374 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495 \$495	8527 870	274
946 \$581 \$680 \$274 947 \$580 \$149 \$1004 \$380 948 \$579 \$450 \$274 \$1005 \$380 949 \$678 \$1635 \$149 \$1006 \$380 950 \$577 \$1620 \$274 \$1007 \$380 951 \$576 \$1605 \$149 \$1008 \$380 952 \$575 \$1590 \$274 \$1009 \$380 953 \$574 \$1575 \$149 \$1010 \$380 954 \$573 \$1560 \$274 \$1011 \$380	5526 855	149
947 \$580 \$65 \$149 948 \$579 \$4650 \$274 949 \$678 \$1635 \$149 950 \$577 \$1620 \$274 951 \$576 \$1605 \$149 952 \$575 \$1590 \$274 953 \$574 \$1575 \$149 954 \$573 \$1560 \$274 1011 \$5	S525 840	274
948 \$579 \$450 \$274 \$1005 \$5 949 \$578 \$1635 \$149 \$1006 \$5 950 \$577 \$1620 \$274 \$1007 \$5 951 \$576 \$1605 \$149 \$1008 \$5 952 \$575 \$1590 \$274 \$1009 \$5 953 \$574 \$1575 \$149 \$1010 \$5 954 \$573 \$1560 \$274 \$1011 \$5	825	149
949 \$\sum_{5678}\$ 1635 149 1006 \$\sum_{5590}\$ 950 \$\sum_{577}\$ 1620 274 1007 \$\sum_{5590}\$ 951 \$\sum_{576}\$ 1605 149 1008 \$\sum_{5590}\$ 952 \$\sum_{575}\$ 1590 274 1009 \$\sum_{5590}\$ 953 \$\sum_{574}\$ 1575 149 1010 \$\sum_{5590}\$ 954 \$\sum_{573}\$ 1560 274 1011 \$\sum_{5590}\$	S523 810	274
950 \$577 1620 274 951 \$576 1605 149 952 \$575 1590 274 953 \$574 1575 149 954 \$573 1560 274 1011 \$5	5522 795	149
951 \$576 \$1605 \$149 952 \$575 \$1590 \$274 953 \$574 \$1575 \$149 954 \$573 \$1560 \$274 1011 \$5	5521 780	274
952 \$575 1590 274 1009 \$ 953 \$574 1575 149 1010 \$ 954 \$573 1560 274 1011 \$	5520 765	149
953 3574 1575 149 1010 S 954 \$573 1560 274 1011 \$	5519 750	274
954 S573 1560 274 1011 S	5518 735	149
	5517 720	274
N 955 N S572 1545 149 1012 S	5516 705	149
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5515 690	274
956 S571 1530 274 1013 S	5514 675	149
957 S570 1515 149 1014 S	5513 660	274
958 S569 1500 274 1015 S	5512 645	149
959 S568 1485 149 1016 S	5511 630	274
960 S567 1470 274 1017 S	5510 615	149
961 S566 1455 149 1018 S	509 600	274
	5508 585	149
	5507 570	274
	5506 555	149
	5505 540	274
	5504 525	149
967 S560 1365 149 1024 S		274



ـــــ	l -	l	1	1	l	l	l	١ ـ
1025	S502	495	149	-	1082	S449	-645	149
1026	S501	480	274	1	1083	S448	-660	274
1027	S500	465	149		1084	S447	-675	149
1028	S499	450	274	=	1085	S446	-690	274
1029	S498	435	149		1086	S445	-705	149
1030	S497	420	274		1087	S444	-720	274
1031	S496	405	149		1088	S443	-735	149
1032	S495	390	274		1089	S442	-750	274
1033	S494	375	149	_	1090	S441	-765	149
1034	S493	360	274		1091	S440	-780	274
1035	S492	345	149		1092	S439	~ ₹95	149
1036	S491	330	274		1093	S438	-818	274
1037	S490	315	149		1094	S437 _	-825	149/
1038	S489	300	274		1095	S436	840	214
1039	S488	285	149		1096	S435 \\	-2855	1 49
1040	S487	270	274		1097	5434	V-870	<i>></i> 274
1041	S486	255	149		1098	\$433	-885	149
1042	S485	240	274		1099	S432	<u>-</u> 900	274
1043	S484	225	149	1	1100 🗸	S 431	-915	149
1044	S483	210	274	1	110(1	\$430	-930	274
1045	S482	195	149	1	1102	S42Q	-945	149
1046	S481	180	274	1 /	1103	S428	-960	274
1047	DUMMY11	165	149	, \	V104	\$427	-975	149
1048	DUMMY12	150	274	1 />	1105	\$426	-990	274
1049	DUMMY13	-150	274		1106	S425	-1005	149
1050	DUMMY14	-165	149	<< /	1107	S424	-1020	274
1051	S480	-180	274		1108	\$423	-1035	149
1052	S479	-195	148		1109	S422	-1050	274
1052	S478	-210	274	// /	1110	S421	-1065	149
1053	S477	-225 /	149	1 // `	1111	S420	-1080	274
		1	1	\mathbb{N}	1112	S419		149
1055 1056	S476 S475	-240 - 2 5 5	274 149		1113	S418	-1095 -1110	274
			<i>\</i>					
1057	S474	270	274	$\langle \rangle$	1114	S417	-1125	149
1058	S473	-285/	149	~	1115	S416	-1140	274
1059	\$472	-380	274	-	1116	S415	-1155	149
1060	S471	-315	149		1117	S414	-1170	274
1061	S4X0	-338	√ 274		1118	S413	-1185	149
1062	S469	345	149	-	1119	S412	-1200	274
1063	S468	-360	274	1	1120	S411	-1215	149
1064	// S467\\	-375	149	-	1121	S410	-1230	274
1065	\\ S466 \\	-390	274	4	1122	S409	-1245	149
1066	S465	-405	149	4	1123	S408	-1260	274
/ 1067	S 46 4	-420	274		1124	S407	-1275	149
1068	S463	-435	149	4	1125	S406	-1290	274
\ \ 1 069	S462	-450	274]	1126	S405	-1305	149
1070	// S461	-465	149]	1127	S404	-1320	274
107	S460	-480	274		1128	S403	-1335	149
1072	S459	-495	149]	1129	S402	-1350	274
1073	S458	-510	274]	1130	S401	-1365	149
1074	S457	-525	149		1131	S400	-1380	274
1075	S456	-540	274]	1132	S399	-1395	149
1076	S455	-555	149		1133	S398	-1410	274
1077	S454	-570	274		1134	S397	-1425	149
	S453	-585	149		1135	S396	-1440	274
1078				1			· · · · · ·	
	S452	-600	274		1136	S395	-1455	149
1078 1079 1080	S452 S451	-600 -615	274 149		1136 1137	S395 S394	-1455 -1470	149 274



ı	1	i	i	ı	i	İ	1	i
1139	S392	-1500	274		1196	S335	-2355	149
1140	S391	-1515	149		1197	S334	-2370	274
1141	S390	-1530	274		1198	S333	-2385	149
1142	S389	-1545	149		1199	S332	-2400	274
1143	S388	-1560	274		1200	S331	-2415	149
1144	S387	-1575	149		1201	S330	-2430	274
1145	S386	-1590	274		1202	S329	-2445	149
1146	S385	-1605	149		1203	S328	-2460	274
1147	S384	-1620	274		1204	S327	-2475	149
1148	S383	-1635	149		1205	S326	-2490	274
1149	S382	-1650	274		1206	S325	/ 2505	149
1150	S381	-1665	149		1207	S324	-2520	274
1151	S380	-1680	274		1208	S323 ^	-253 5	149/
1152	S379	-1695	149		1209	S322	2550	2/4/
1153	S378	-1710	274		1210	S321 \\	-2565	1/49
1154	S377	-1725	149	1	1211	.5820	V- 2 580	> ₂₇₄
1155	S376	-1740	274		1212	\$319	2595	149
1156	S375	-1755	149		1213	S318	-2,610	274
1157	S374	-1770	274		1214 🗸	\$ 317	-2625	149
1158	S373	-1785	149	1	12 (5	\$316	-2640	274
1159	S372	-1800	274	1	1216	S316	-2655	149
1160	S371	-1815	149	1 /	1217	S314	-2670	274
1161	S370	-1830	274	1 ^	N218	S313	-2685	149
1162	S369	-1845	149	/>	12/19	\$312	-2700	274
1163	S368	-1860	274		1220	S311	-2715	149
1164	S367	-1875	149	1 << /	1221	S310	-2730	274
1165	S366	-1890	274		12/22	S309	-2745	149
1166	S365	-1905	148		1223	S308	-2760	274
1167	S364	-1920	674		1224	S307	-2775	149
1168	\$363	-1935 /	149]	1225	S306	-2790	274
1169	S362	-1950	274	\mathbb{N}	1226	S305	-2805	149
1170	S361	-1968	149		1227	\$303 \$304	-2820	274
1171	S360	- 1980	274		1228	S303	-2835	149
1172	S359 ^	1995	149	$\langle \rangle$	1229	S303	-2850	274
	S358 S358	$\overline{}$		-		S302		
1173	`	-2010	274	-	1230		-2865	149
1174	\$357	-2025	149	-	1231	\$300	-2880	274
1175	S356	-2040	274	-	1232	S299	-2895	149
1176	\$355	2055	149	-	1233	S298	-2910	274
1177	\$3 54	-2070	274	1	1234	S297	-2925	149
1178	S353	24.00	149	1	1235	S296	-2940	274
1179	S352	-2100	274	-	1236	S295	-2955	149
1180	S351	-2115	149	-	1237	S294	-2970	274
1181	\$350	-2130	274	-	1238	S293	-2985	149
1182	\$349	-2145	149	-	1239	S292	-3000	274
1183) S348	-2160	274	-	1240	S291	-3015	149
1184	S347	-2175	149	-	1241	S290	-3030	274
1185	S346	-2190	274	-	1242	S289	-3045	149
1186	S345	-2205	149	-	1243	S288	-3060	274
1187	S344	-2220	274		1244	S287	-3075	149
1188	S343	-2235	149	-	1245	S286	-3090	274
1189	S342	-2250	274		1246	S285	-3105	149
1190	S341	-2265	149		1247	S284	-3120	274
1191	S340	-2280	274	_	1248	S283	-3135	149
1192	S339	-2295	149]	1249	S282	-3150	274
1193	S338	-2310	274]	1250	S281	-3165	149
1194	S337	-2325	149]	1251	S280	-3180	274
				1	1252	S279		



l	l -	l	l	I	٠	l .	ـــــــا	l
1253	S278	-3210	274	-	1310	S221	-4065	149
1254	S277	-3225	149	-	1311	S220	-4080	274
1255	S276	-3240	274	-	1312	S219	-4095	149
1256	S275	-3255	149	1	1313	S218	-4110	274
1257	S274	-3270	274		1314	S217	-4125	149
1258	S273	-3285	149		1315	S216	-4140	274
1259	S272	-3300	274		1316	S215	-4155	149
1260	S271	-3315	149		1317	S214	-4170	274
1261	S270	-3330	274		1318	S213	-4185	149
1262	S269	-3345	149		1319	S212	-4200	274
1263	S268	-3360	274		1320	S211	~ 4215	149
1264	S267	-3375	149		1321	S210	-4230	274
1265	S266	-3390	274		1322	S209 🔨	-4245	149⁄
1266	S265	-3405	149		1323	S208	4260	214/
1267	S264	-3420	274		1324	S207 \\	-\$275	1 49
1268	S263	-3435	149		1325	5808	V- 4 290	<i>></i> 274
1269	S262	-3450	274		1326	\$205	\ \ 4305	149
1270	S261	-3465	149	1	1327	S204	\-\ 1 320	274
1271	S260	-3480	274	1	1328 🗸	\$203	-4335	149
1272	S259	-3495	149	1	13 2 9	\$202	-4350	274
1273	S258	-3510	274	1	1330	S204	-4365	149
1274	S257	-3525	149	1 /	1331	S200	-4380	274
1275	S256	-3540	274	1 , \	7392	\$199	-4395	149
1276	S255	-3555	149		1338	\$198	-4410	274
1277	S254	-3570	274		1334	S197	-4425	149
1278	S253	-3585	149		1335	S196	-4440	274
1279	S252	-3600	274	_ \//	1336	\$195	-4455	149
1280	S251	-3615	148		13/37	S194	-4470	274
1281	S250	-3630	274	// /,	1338	S194 S193	-4475	149
			1		*			
1282	S249	-3645	149	\))	1339	S192	-4500	274
1283	S248	-3660	274		1340	S191	-4515 4520	149
1284	S247	-3678	149		1341	S190	-4530	274
1285	S246	2690	274		1342	S189	-4545	149
1286	S245	3705/	149		1343	S188	-4560	274
1287	S244 \	-3720	274	-	1344	S187	-4575	149
1288	S243	\-3735\	149		1345	S186	-4590	274
1289	S242	-3750	√ 274	1	1346	S185	-4605	149
1290	S241	3765	149		1347	S184	-4620	274
1291	5240	-3780	274		1348	S183	-4635	149
1292	S239\\\	<u></u> -3795	149		1349	S182	-4650	274
1293	S238	-3810	274	_	1350	S181	-4665	149
1294	S237	-3825	149]	1351	S180	-4680	274
1295	\$236	-3840	274]	1352	S179	-4695	149
1296	\$235	-3855	149		1353	S178	-4710	274
\\(\)(297	S234	-3870	274]	1354	S177	-4725	149
1298	// S233	-3885	149]	1355	S176	-4740	274
1299	S232	-3900	274		1356	S175	-4755	149
1300	S231	-3915	149		1357	S174	-4770	274
1301	S230	-3930	274		1358	S173	-4785	149
1302	S229	-3945	149	1	1359	S172	-4800	274
1303	S228	-3960	274	1	1360	S171	-4815	149
1304	S227	-3975	149	1	1361	S170	-4830	274
1305	S226	-3990	274	1	1362	S169	-4845	149
	S225	-4005	149	1		S168		274
1306				1	1363		-4860 4975	
1307	S224	-4020 4025	274	1	1364	S167	-4875 4800	149
1308	S223	-4035	149	-	1365	S166	-4890	274
1309	S222	-4050	274	j	1366	S165	-4905	149



i	1	Ī	Ī	1	Ī	1	Ì	i i
1367	S164	-4920	274		1424	S107	-5775	149
1368	S163	-4935	149		1425	S106	-5790	274
1369	S162	-4950	274		1426	S105	-5805	149
1370	S161	-4965	149		1427	S104	-5820	274
1371	S160	-4980	274		1428	S103	-5835	149
1372	S159	-4995	149		1429	S102	-5850	274
1373	S158	-5010	274		1430	S101	-5865	149
1374	S157	-5025	149		1431	S100	-5880	274
1375	S156	-5040	274		1432	S99	-5895	149
1376	S155	-5055	149		1433	S98	-5910	274
1377	S154	-5070	274		1434	S97	/5 925	149
1378	S153	-5085	149		1435	S96	-5940	274
1379	S152	-5100	274		1436	S95 ~	-595 5	149
1380	S151	-5115	149		1437	S94 N	5970	2/4/
1381	S150	-5130	274		1438	S93 \\	-5985	149
1382	S149	-5145	149	1	1439	\$92	V-8000	> 274
1383	S148	-5160	274		1440	S91	6015	149
1384	S147	-5175	149		1441	\$90	-6030	274
1385	S146	-5190	274	1	1442 <	889	-6045	149
1386	S145	-5205	149	1	1443	\$88	-6060	274
1387	S144	-5220	274	1	1444	S8X	-6075	149
1388	S143	-5235	149	,	1445	S86	-6090	274
1389	S142	-5250	274	·	7446	\$85	-6105	149
1390	S142	-5265	149		1447	S84	-6120	274
					1448	S83		
1391 1392	\$140 \$139	-5280 -5295	274		1449	S82	-6135 6150	149 274
			149	\\//	1449	S81	-6150	149
1393	S138	-5310	274				-6165	
1394	S137	-5325	274		/14/51	S80	-6180	274
1395	S136	-5340	<i>\</i>		/1452	S79	-6195	149
1396	S135	-5355	149	\))	1453	S78	-6210	274
1397	S134	-5370	274		1454	S77	-6225	149
1398	S133	-5/38/5	149	\ \\ \\ \\ \\	1455	S76	-6240	274
1399	S132	-5 400	274		1456	S75	-6255	149
1400	S131	5415/	149	<u> </u>	1457	S74	-6270	274
1401	S130 \	-5430	274	-	1458	S73	-6285	149
1402	S129	-5445	149	<u> </u>	1459	S72	-6300	274
1403	S188	-5460	√ 274	<u> </u>	1460	S71	-6315	149
1404	S127	-5 475 >	149		1461	S70	-6330	274
1405	5426	-5490	274		1462	S69	-6345	149
1406	S125	<u>\</u>	149		1463	S68	-6360	274
1407	S124	-5520	274		1464	S67	-6375	149
1408	S123	-5535	149]	1465	S66	-6390	274
/409	\$122	-5550	274]	1466	S65	-6405	149
1410	√ S121	-5565	149]	1467	S64	-6420	274
\\1411	S120	-5580	274]	1468	S63	-6435	149
1412	// S119	-5595	149]	1469	S62	-6450	274
1419	S118	-5610	274		1470	S61	-6465	149
1414	S117	-5625	149		1471	S60	-6480	274
1415	S116	-5640	274		1472	S59	-6495	149
1416	S115	-5655	149		1473	S58	-6510	274
1417	S114	-5670	274	1	1474	S57	-6525	149
1418	S113	-5685	149	1	1475	S56	-6540	274
1419	S112	-5700	274	1	1476	S55	-6555	149
1420	S111	-5715	149	1	1477	S54	-6570	274
1421	S110	-5730	274	1	1478	S53	-6585	149
1422	S109	-5745	149	1	1479	S52	-6600	274
1423	S108	-5760	274	1	1480	S51	-6615	149
1423	5100	-5700	4/4	j	1400	J 551	-0010	1+3



1	l -	l	l	I	l	l <u>.</u>	l	l
1481	S50	-6630	274		1538	G474	-7635	149
1482	S49	-6645	149		1539	G472	-7650	274
1483	S48	-6660	274		1540	G470	-7665	149
1484	S47	-6675	149		1541	G468	-7680	274
1485	S46	-6690	274		1542	G466	-7695	149
1486	S45	-6705	149		1543	G464	-7710	274
1487	S44	-6720	274		1544	G462	-7725	149
1488	S43	-6735	149		1545	G460	-7740	274
1489	S42	-6750	274		1546	G458	-7755	149
1490	S41	-6765	149		1547	G456	-7770	274
1491	S40	-6780	274		1548	G454	/ 7\785	149
1492	S39	-6795	149		1549	G452	-7800	274
1493	S38	-6810	274		1550	G450 🔨	-7815	149/
1494	S37	-6825	149		1551	G448	Z830 \	214
1495	S36	-6840	274		1552	G446 \\	-7845	1 49
1496	S35	-6855	149		1553	G44X \	V-7860	> 274
1497	S34	-6870	274		1554	G442	7875	149
1498	S33	-6885	149]	1555	G440	\- \ 7890	274
1499	S32	-6900	274	1	1556 <	G 438	7905	149
1500	S31	-6915	149	1	15 5 7	\$436	-7920	274
1501	S30	-6930	274	1	1558	G434	-7935	149
1502	S29	-6945	149	/	1559	G432	-7950	274
1503	S28	-6960	274	\	1560	G430	-7965	149
1504	S27	-6975	149		1564	G428	-7980	274
1505	S26	-6990	274		1568	G426	-7995	149
1506	S25	-7005	149		1563	G424	-8010	274
1507	S24	-7000	274	_ \\/	1564	G422	-8025	149
1508	S23	-7020	148		15/65	G420	-8040	274
1509	S22	-7050	274	////	1566	G418	-8055	149
			1		~			
1510	S21	-7065	149	\setminus))	1567	G416	-8070	274
1511	S20	-7086 -7098	274		1568	G414	-8085	149
1512	S19	//	149		1569	G412	-8100	274
1513	S18	-7 110	274		1570	G410	-8115	149
1514	S17 _	7/25/	149	 	1571	G408	-8130	274
1515	S16 \	\-7 1 \40\	274		1572	G406	-8145	149
1516	S15	\-X155\	149		1573	G404	-8160	274
1517	s to	-7170	√ 274		1574	G402	-8175	149
1518	S13 \	7185	149		1575	G400	-8190	274
1519	SLZ	-7200	274		1576	G398	-8205	149
1520	S11 \	-7215	149		1577	G396	-8220	274
1521	\\ S10	-7230	274		1578	G394	-8235	149
1522	\\ S9 //	-7245	149		1579	G392	-8250	274
1523	S8	-7260	274		1580	G390	-8265	149
1524	√ S7	-7275	149		1581	G388	-8280	274
\ \ \ \525	S6	-7290	274		1582	G386	-8295	149
1526	// S5	-7305	149		1583	G384	-8310	274
1527	S4	-7320	274		1584	G382	-8325	149
1528	S3	-7335	149		1585	G380	-8340	274
1529	S2	-7350	274		1586	G378	-8355	149
1530	S1	-7365	149		1587	G376	-8370	274
1531	DUMMY15	-7380	274	1	1588	G374	-8385	149
1532	DUMMY16	-7395	149	1	1589	G372	-8400	274
1533	DUMMY17	-7560	274	1	1590	G370	-8415	149
1534	DUMMY18	-7575	149	1	1591	G368	-8430	274
1007				1		G366	-8445	149
	G480	-/590	//4		1297			
1535 1536	G480 G478	-7590 -7605	274 149		1592 1593	G364	-8460	274



1 4505	l 0000	1 0400	l 074	I	4050	l 0040	l 00.45	ا میا
1595	G360	-8490	274	-	1652	G246	-9345	149
1596	G358	-8505	149	-	1653	G244	-9360	274
1597	G356	-8520	274	1	1654	G242	-9375	149
1598	G354	-8535	149	<u> </u>	1655	G240	-9390	274
1599	G352	-8550	274		1656	G238	-9405	149
1600	G350	-8565	149		1657	G236	-9420	274
1601	G348	-8580	274		1658	G234	-9435	149
1602	G346	-8595	149		1659	G232	-9450	274
1603	G344	-8610	274		1660	G230	-9465	149
1604	G342	-8625	149		1661	G228	-9480	274
1605	G340	-8640	274		1662	G226	\$ 495	149
1606	G338	-8655	149		1663	G224	-9570	274
1607	G336	-8670	274		1664	G222 _	-95 2 5	149
1608	G334	-8685	149		1665	G220	9540	2/4/
1609	G332	-8700	274		1666	G218 \\	-9555	149
1610	G330	-8715	149		1667	_œ21e(\	V-9570	> 274
1611	G328	-8730	274		1668	G214	\ 	149
1612	G326	-8745	149		1669	G212	\- \3 600	274
1613	G324	-8760	274		1670 🗸	G 210	<u>_</u> 9615	149
1614	G322	-8775	149		1671	6288	-9630	274
1615	G320	-8790	274		1672	G206	-9645	149
1616	G318	-8805	149	1	1673	G204	-9660	274
1617	G316	-8820	274	1 ^	4674	G202	-9675	149
1618	G314	-8835	149		1675	G200	-9690	274
1619	G312	-8850	274		167€	G198	-9705	149
1620	G310	-8865	149	1 << /	1677	G196	-9720	274
1621	G308	-8880	274		1678	G194	-9735	149
1622	G306	-8895	149		16/19	G192	-9750	274
1623	G304	-8910	€7.€		1680	G190	-9765	149
1624	G302	-8925 /	149	1 11	1681	G188	-9780	274
1625	G300	-8942	874	\setminus //	1682	G186	-9795	149
1626	G298	-8958	149		1683	G184	-9810	274
1627	G296	-8970	274	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	1684	G182	-9825	149
1628	G294 A	8985	149	$\langle \rangle$	1685	G180	-9840	274
1629	G292	-9000	274	1	1686	G178	-9855	149
1630	G290	-9015	149	1	1687	G176	-9870	274
1631	G288	-9030	274	-	1688	G174	-9885	149
1632	G286	9045	149	1	1689	G172	-9900	274
1633	6284	-9060	274	-	1690	G170	-9915	149
1634	G282	-9075	149	1	1691	G168	-9930	274
1635	G280	-9090	274	1	1692	G166	-9945	149
1636	G278	-9105	149	1	1693	G164	-9960	274
1637	6278	-9120	274	1	1694	G162	-9975	149
(1638	G274	-9135	149	1	1695	G160	-9990	274
1639	G272	-9150	274	1	1696	G158	-10005	149
1640	G270	-9165	149	1	1697	G156	-10003	274
1644	G268	-9180	274	1	1698	G154	-10020	149
1642	G266	-9195	149	1	1699	G152	-10050	274
1643	G264	-9193	274	1	1700	G150	-10050	149
1644	G262	-9210	149	1	1700	G148	-10080	274
1645	G260	-9223	274	1	1701	G146	-10080	149
1646	G258	-9240 -9255	149	1	1702	G146	-10110	274
1647	G256 G256	-9255 -9270	274	1	1703	G144 G142	-10110	149
		1		1				
1648	G254	-9285	149	-	1705	G140	-10140	274
1649	G252	-9300	274	-	1706	G138	-10155	149
1650	G250	-9315	149	-	1707	G136	-10170	274
1651	G248	-9330	274]	1708	G134	-10185	149



1709	G132	-10200	274	1	1766	l 6	G18	-11055	149
1710	G130	-10200	149		1767		916 916	-11055	274
1711	G130	-10215	274		1767		614	-11070	149
1712	G126	-10230	149		1769		612	-11100	274
1713	G124	-10243	274		1770		610	-11115	149
1713	G122	-10200	149		1771		G8	-11130	274
1715	G120	-10273	274	1	1772		G6	-11145	149
1716	G118	-10290	149		1773		G4	-11160	274
1717	G116	-10303	274		1774		G2	-11175	149
1718	G114	-10320	149		1775		1MY19	-11190	274
1719	G112	-10355	274		1776		/////19 //MY20	l	149
1719	G110	-10350	149		1770	DOIV	1101120	-M205	149
1721	G108	-10303	274	1			X-axis (u	ım) K-aki	s (um)
1722	G106	-10300	149	1	Chip	Sizo.	22770		80//
1723	G104	-10410	274	1	R-ALM		11300		$\overline{}$
1723	G102	-10410	149				\sim	\ 	285/
1725	G100	-10423	274		L-ALM	\sim	-11300	\cdot	285
1726	G100	-10440	149	1	Input Sid		150	\rightarrow	80
1726	G96	-10455	274	1	Output Sig	re-Bunap	15/	\sqrt{V} 1	00
1728	G96 G94	-10470	149		~		\ \	\checkmark	
1729	G92	-10465	274			`			
1729	G92 G90	-10500	149	1	\sim		\vee		
1731	G88	-10515	274	·		\mathcal{A}			
1732	G86	-10536	149		//	\sim			
1733	G84	-10543	274	//	~ //				
1734	G82	-10575	149	1 << /	/	>			
1735	G82	-10575	274			•			
1736	G78	-10605	148						
1737	G76	-10620	274		Y /				
1738	G74	-10635 🗸	149	1 //	~				
1739	G72	-10655Q	274	\mathbb{N}					
1740	G70	-10665	149						
1741	G68	-10680	274	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$					
1742	G66	10695	149	\Diamond					
1743	G64	-10710	274	1					
1744	G62	-10725	149						
1745	G60	-10740	274						
1746	G58	- 10 755	149						
1747	656	-10770	274	1					
1748	G54	10776	149	1					
1749	G52	-10800	274	1					
1750	G50)	-10805	149	1					
1751	948	-10830	274	1					
1752	G46	-10845	149	1					
1753	G44	-10860	274						
1754	G42	-10875	149	1					
1755	G40	-10890	274	1					
1756	G38	-10905	149	1					
1757	G36	-10920	274	1					
1758	G34	-10935	149	1					
1759	G32	-10950	274	1					
1760	G32	-10956	149	1					
1761	G28	-10980	274	1					
1762	G26	-10995	149	1					
1763	G24	-11010	274	1					
1764	G22	-11010	149	1					
1765	G20	-11023	274	1					
1700	G20	-11040	214	J					



6. Block Function Description

Interface

The RM68140 supplies four kinds of MCU system interface with 8080-series parallel interface, 3-/4-line serial interface, MIPI DSI interface and MDDI interface.

The RM68140 has index register (IR) to store index information from control registers and the internal GRAM. The write data register (WDR) used to temporarily store data to be written to control registers and the internal GRAM. The read data register (RDR) used to temporarily store data read from the GRAM. Data from the MPU to be written to the internal GRAM are first written to the WDR and then automatically written to the internal GRAM in internal operation. Data are read watthe RDR from the internal GRAM. Therefore, invalid data are read out to the data bus when the RM68140 read the first data from the internal GRAM. Valid data are read out after the RM68140 performs the second read operation.

Address Counter (AC)

Address counter (AC) gives address to GRAM When command setting address is written to CR, the data is transferred from CR to AC.

When data is written to GRAM, address counter (AC) increments by +1 or -1 automatically. AC after data is read out increments by +1 or -1 likewise. The RM68140 writes data to only rectangular area that was specified by GRAM

Graphic RAM (GRAM)

The graphic RAM (GRAM) stores 345,600 bytes pattern data using 18 bits for one pixel, enabling maximum 320RGB x 480 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a TFT-LCD drive voltage, which corresponds to grayscale level set in the γ correction register. The RM68140 displays 262k colors at the maximum.

Power Supply Circuit

The power supply circuit generates supply voltages to TFT-LCD panel, VREG1OUT, VGH, VGL and VCOM.

Timing Generating

The timing generator generates timing signals for internal circuits such as the internal GRAM. The



timing for display operation such as RAM read operation and the timing for internal operation such as RAM access by MPU is outputted separately so that they do not interfere with each other.

Oscillator

The RM68140 incorporates RC oscillator circuit. The frame frequency is changeable by command settings.

Panel Driver Circuit

The TFT-LCD display driver circuit consists of 960 source drivers (S1~S960). Display pattern data is latched when 960 data is input. This latched data controls source drivers and outputs drive waveform. The shift direction of 960-dot output from the source driver can be changed by setting commands. The gate signal consists from G1 to G480.



7. Function Description

7.1 Interface Type Selection


The selection of a given interfaces are done by setting IM2, IM1 and IM0 pins as show below.

IM[2:0]	Display Data	Command
000	80-series 18-bit MPU I/F, D[17:0]	80-series 18-bit MPU I/F, D[17:0]
001	80-series 9-bit MPU I/F, D[8:0]	80-series 9-bit MPU I/F, D[8:0]
010	80-series 16-bit MPU I/F, D[15:0]	80-series 16-bit MPU I/F, D[15:0]
011	80-series 8-bit MPU I/F, D[7:0]	80-series 8-bit MPU I/F, D[7:0]
100	MDDI	MDDI, HSSI_D0_P/N, HSSI_D1_P/N ,3 wire SPI SDI/SDO
101	3 wire SPI	3 wire SPJSDI/SDQ
110	MIPI DSI,HSSI_D0_P/N, HSSI_D1_P/N	MIP DM, HSSI_D0_P/N_HSSI_D1_P/N (Video Mode)
111	4 wire SPI	4 wire SPI SQI/SDO



7.2 Display Bus Interface (DBI)


The RM68140 uses a 22-wires 18-bit parallel interface. The chip-select CSX (active low) enables and disables the DBI interface. RESX (active low) is an external reset signal. WRX is the data write, RDX is the data read and DB[17:0] is parallel DBI data. There are four 18/16/9/8-bit types interface supported for the display data transfer. The graphics controller chip reads the data at the rising edge of RDX signal. The DCX is data/command flag. When DCX = "1", D17 to D0 bits are display RAM data or command parameters.





7.2.1 Write Cycle


During a write cycle the host processor sends data to the display module via the interface. The Type B interface utilizes DCX, RDX and WRX signals as well as all information signals (DB[17:0]). WRX is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of WRX. DCX is driven low while command information is on the interface and is pulled high when data is present.





7.2.2 Read Cycle

During a read cycle the host processor reads data from the display module via the interface. The Type B interface utilizes DCX, RDX and WRX signals as well as all information signals (D[17:0]). RDX is driven from high to low then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX. DCX is driven high during the read cycle.



Note: Read Data is only valid when the DCX input is pulled high. If DCX is driven low during read then the display information outputs will be High-Z.



DBI Type B Interface

18-bit data bus DB[17:0] interface, IM[2:0] = 000,

	•	•	•		•										
	IFPF		DB DB 16 15		DB DB 13 12			DB DB 9 8	DB 7	DB :	DB D1		DB 2	DB 1	DB 0
Command Write	*						//		D[7]	D[6] I	D[5] D[4	1] D[3]	D[2]	D[1]	D[0]
Command Read	*								D[7]	D[6] I	D[5] D[4	4] D[3]	D[2]	D[1]	D[0]
				•	,		•	•			•	^			
	IFPF	DB DB 17 16	DB DI 15 14			B DB 1 10		DB DB	DB 6		DB DB 4 3	DB 1	DB 1	DB 0	color
Memory Read	6	R[5] R[4]						G[2] G[1]			[4] B[3]				262 k
										$\overline{\ \ }$		//~	>	•	
16-bit data bus DB[15:0] interface, IM[2:0] = 010															
10-bit data bus		DE DB	DB I	DB D	B DB			DB D		-	1 1		DB	DB	DB
Command Wr	ite '	15	14	13 1	2 11	10	9	8 7			4 D[4]	3 D[3] 1	2 D[2]	1 D[1]	0 D[0]
Command Rea		<u> </u>	XX	\times	\times	H	\mathcal{A}	D['			D[4]			D[1]	
	IFP	F DB 15	DB DB 14 13	DB 12	DB D 11 1	1	DB 8	DB D		1	DB 3	DB D 2 1)B)	olor
	5	R[4]	R[3] R[2]	R[1]	R[0] G[5] G[4]	G[3]	G[2] G[1] G[0] B[4]	B[3]	B[2] B[1] B	[0]	65K
Memory Write		R[5]	R[4] R[3]	R[2]	R[1] R[0]		G[5] G[4] G[3] G[2]	G[1]	G[0]			
Wiemory write	6	B[5]	B[4] B[3]	B[2]	B[1] B[0]		R[5] R[-	4] R[3] R[2]	R[1]	R[0]	1/	$\int 2$	62K
		G[5]	G[4] G[3]	G[2]	G[1] G[0]		B[5] B[-	4] B[3] B[2]	B[1]	B[0]			
		1	7/	\triangleright											
9-hit data hus	9-bit data bys DB[8:0] interface, IM[2:0] = 001														
5 bit data busi	JD[0.0		DB	DB	DB	DB	DB	DB	DB	DE	B DE	3]	
		IFPF	8	7	6	5	4	3	2	1	0	col	or		
		R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4	.] G[3					
Memory Wri	te	6	G[2]	G[1]	G[0]	B[<i>5</i>]	B[4]	B[3]	B[2]	В[1	1 B[0		2 K		



8-bit data bus DB[7:0] interface, IM[2:0] = 011

	IFPF	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0
Command Write	*	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
Command Read	*	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]

	IFPF	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0	color
	5	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	65K
	3	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	03K
Memory Write		R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	X	X	
	6	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	X	X	262K
		B[5]	B[4]	B[3]	B[2]	B[1]	B[0]	X	X	




7.3 Serial Interface

7.3.1 Write Cycle and Sequence


The write mode of the interface means the host writes commands and data to RM68140. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored in the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to the RM68140 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detail of data format for 3-/4-line serial interface.





The host drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by RM68140 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eightread cycle long. The 3/4-line serial interface writes sequence described in the Figure as below.







7.3.2 Read Cycle and Sequence

The read mode of the interface means that the host reads register value from RM68140. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction.

The RM68140 samples the SDA (input data) at the rising edges of SCL (serial clock), but shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.










7.3.3 Break and Pause Sequences

The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.






7.4 Display Pixel Interface (DPI)

In normal operation, systems based on DPI architecture rely on the host processor to continuously provide complete frames of image data at a sufficient frame rate to avoid flicker or other visible artifacts. The displayed image, or frame, is comprised of a rectangular array of pixels. The frame is transmitted from the host processor to a display module as a sequence of pixels, with each horizontal line of the image data sent as a group of consecutive pixels.

Vsync indicates the beginning of each frame of the displayed image. Hsync signals the beginning of each horizontal line of pixels.


Each pixel value (16, 18 bit data) is transferred from the host processor to the display module during one pixel period. The rising edge of PCLK is used by the display module to capture pixel data. Since PCLK runs continuously, control signal DE is required to indicate when valid pixel data is being transmitted on the pixel data signals.



DPI Interface data bus format: (Selected by VIPF[2:0])

		//																			
// `	TITLE	DTD (DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	
	VIPF	DFM	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	color
Memory write	5	0			R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	65K
Wiemory write	6	0	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]	262K








7.5 Display Serial Interface (DSI)

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.


RM68140 is capable of both Command Mode operation and Video Mode operation. Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a display module that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface: wide Mode refers to operation in which transfers from the host processor to the perpheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. RM68140 Video Mode architectures also include a simple timing controller and partial frame buffer, used to maintain a partial screen or lower-resolution image in standby or Low Power Mode. This permits the interface to reduce power consumption.





7.5.1 DSI Protocol

On the transmitter side of a DSI Link, parallel data, signal events, and commands are converted to packets. These packets are sent across the serial Link. The receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into parallel data, signal events and commands.





DI structure:

Virtual Channel: these two bits identify the data as directed to one of four virtual channels Data Type: It specifies the packet structure and packet format

Virtual Cha	annel (VC)	Data Type (DT)					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Ø Long packet structure:

LP-11: low power mode

SoT: start of transmission

DI: data identification

Word Count: the number of data bytes of packet data

ECC: error correction code

Checksum: The 16-bit CRC generator to check packet data. If the calculated checksum of receiver are equal to the packet data, the packet data is correct. If the calculated checksum of receiver are not equal, the packet data are not correct.





Time



7.5.2 Processor to Peripheral Transactions

Processor to Peripheral Direction Packet Data Types

Data Type	Data Type	Description	Packet Size
	binary		
01h	00 0001	Sync Event, V Sync Start	Short
11h	01 0001	Sync Event, V Sync End	Short
21h	10 0001	Sync Event, H Sync Start	Short
31h	11 0001	Sync Event, H Sync End	Short
08h	00 1000	End of Transmission packet (EoTp)	Short
02h	00 0010	Color Mode (CM) Off Command	Short
12h	01 0010	Color Mode (CM) On Command	Short \
22h	10 0010	reserved	Shart
32h	11 0010	reserved	Short
03h	00 0011	reserved	Short
13h	01 0011	Generic Short WRITE, 1 parameter	Short
23h	10 0011	Generic Short WRITE, 2 parameters	Short
04h	00 0100	reserved	Short
14h	01 0100	Generic READ, 1 parameter	Short
24h	10 0100	Generic READ, 2 parameters	Short
05h	00 0101	DCS Short WRITE no parameters	Short
15h	01 0101	DCS Short WRNE, 1 parameter	Short
06h	00 0110	DCS READ, no parameters	Short
37h	11 0111	Set Maximum Return Packet Size	Short
09h	00 1001	Null Racket, no data	Long
19h	01 1001 <	Blanking Racket, no data	Long
29h	10 1001	Genetic Long Write	Long
39h	1/1/001	POS Long Write/write_LUT Command Packet	Long
0Eh	do\1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
1Eh	701/1/10	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
2Eh	10/11/10	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
3Eh	11/1/10	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long



Ø Sync Event, Data Type = xx 0001

Sync Events are all short packets and time-accurately. They can perform like the start and end of sync pulses. To represent timing information as accurately as possible, a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Hence, a V Sync End event implies an H Sync Start event for the last line of the VSA. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode.

Ø EoT packet

This short packet is used to indicate the end of a high speed (HS) transmission. This packet will enhance overall system reliability. Although the main objective of the EoTp is to enhance robustness during HS transmission mode, RM68140 can detect and interpret arriving EoTps regardless of transmission mode (HS or LP modes)

Ø Color Mode Off / On Command

They are short packet commands to switch video display module between normal display mode and low-color mode for power saving.

Ø Generic short write / read packet

Generic Short WRITE command is a Short packet type for sending generic data to the peripheral. Generic READ request is a Short packet requesting data from the peripheral.

Ø DCS commands

n DCS short write sommand

DCS short write command is used to write a single data byte command to display module. If there is a valid parameter byte, data type bit 4 shall be set to 1. If there is no valid parameter byte, data type bit 4 shall be set to 0 and the parameter byte shall be 00h.

-BCS read commands

The commands are used to request data from s display module.

n DCS Long Write / write LUT command

The commands are used to send larger blocks of data to a display module.

n Maximum return packet size

This command specifies the maximum size of the payload in a long packet transmission from a display module to host processor.



n Null Packet

This is a mechanism for keeping the data lane(s) in high speed mode while sending dummy data.

n Blanking Packet


A Blanking packet is used to convey blanking timing information in a Long packet. The packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have Sync Event packets interspersed between blanking segments. Blanking packets may contain arbitrary data as payload.

n Generic Long Write

This is used to transmit arbitrary blocks of data from a host processor to a peripheral.


n Packed Pixel Stream, 16-bit Format, Data Type: 00 1110

The pixel format is five bits red, six bits green and five bits albe. The green component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.






n Packet pixel stream, 18-bit format, Data Type: 01 1110
The pixel format is six bits red, six bits green and six bits blue. Within a color component, the LSB is sent first, the MSB last.




n Packet pixel stream, 18-bit format in three bytes, Date Type: 10 1110

This is 18-bit pixel lossely packed format, each R, G or B color component is six bits but shifted to the upper bits of byte.





Packet pixel stream, 24-bit format, Data Type: 11 1110
 The pixel format is eight bits red, eight bits green and eight bits blue.





7.5.3 Peripheral-to-Processor LP Transmission

All Command Mode systems require bidirectional capability for returning READ data, acknowledge, or error information to the host processor. Multi-Lane systems shall use Lane 0 for all peripheral-to-processor transmissions. Reverse-direction signaling shall only use low power mode transmission. Packet structure for peripheral-to-processor transaction is the same as for the processor-to-peripheral direction. For the processor-to-peripheral direction, two basic packet formats are the same as the peripheral-to-processor direction: Short and Long packet structure. BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the host processor following the completion of the LP transmission from the peripheral.

There are four basic types of peripheral-to-processor transactions.

- Ø Tearing Effect: It is a Trigger message sent to convey display timing information to the host processor.
- Acknowledge: It is a Trigger Message sent when the current transmission, as well as all preceding transmissions since the last peripheral to host communication.
- Ø Acknowledge and Error Report: It is a Short packet sent if any errors were detected in preceding transmissions from the host processor.
- Ø Response to Read Request: It may be a Short of Long packet that returns data requested by the preceding READ command from the processor.

Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as follows:


- Ø Following a non-Read command: It no errors were detected, the peripheral shall respond with Acknowledge.
- Ø Following a Read request: The peripheral shall send the requested READ data if no errors were detected and stored since the last peripheral to host communication.
- Following a Read request If only a single-bit ECC error was detected and corrected, the peripheral shall send the requested READ data in a Long or Short packet and a 4-byte Acknowledge and Error Report packet in the same LP transmission.
- Ø Fallowing a non-Read command: If only a single-bit ECC error was detected and corrected, the peripheral shall respond to BTA by sending a 4-byte Acknowledge and Error Report packet.
- Pollowing a Read request: If multi-bit ECC errors were detected and not corrected, the peripheral shall send a 4-byte Acknowledge and Error Report packet without sending Read data.
- Ø Following a non-Read command: If multi-bit ECC errors were detected and not corrected, the peripheral shall not execute the command, and shall send a 4-byte Acknowledge and Error Report packet.
- Ø Following any command: If SoT Error, SoT Sync Error, the VC of DSI or the ID of DSI Invalid or DSI protocol violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte Acknowledge and Error Report response.
- Ø Following any command: If EoT Sync Error or LP Transmit Sync Error is detected, or a checksum error



is detected in the payload, the peripheral shall send a 4-byte Acknowledge and Error Report packet.

Error Report Format

The following table shows the bit assignment for all error report.





Peripheral-to-Processor Transaction – Detail Format Description

The following list is the complete set of peripheral-to-processor data types.

Data type,	Data type	Description	Packet
hex	binary		size
02h	00 0010	Acknowledge and error report	short
08h	00 1000	reserved	short
11h	01 0001	GEN short read reponse, 1byte returned	short
12h	01 0010	GEN short read reponse, 2bytes returned	short
1Ah	01 1010	Generic long read reponse	long
1Ch	01 1100	DCS long read reponse	løng
21h	10 0001	DCS short read reponse, 1byte returned	short
22h	10 0010	DCS short read reponse, 2bytes returned	short

- Acknowledge and error report: It is sent with BTA asserted when a reportable error is detected in the preceding, or earlier, transmission from the host processor.
- Generic Short Read Response: This is the short-packet response to Generic READ Request. Packet composition is the Data Identifier (DI) byte, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an encorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.
- Generic long read reponse: This is the long-packet response to Generic READ Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.
- DCS long read reporse: This is a Long packet response to DCS Read Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the DCS command itself is possibly corrupt, due to uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.
- Ø DCS short read reponse: This is the short-packet response to DCS Read Request. Packet composition is Dt, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.



7.6 MDDI Interface

The RM68140 supports the Mobile Display Digital Interface (MDDI) is a differential small amplitude serial interface for high-speed data transfer through the following lines: DATA0_P/M and STB_P/M.


The specifications of MDDI supported by the RM68140 meet the MDDI specifications Version 1.2 as published by the Video Electronics Standards Association (VESA).

The RM68140 offers the bi-direction link to use for the register and display data read / write.

For power saving, the RM68140 offers both hibernation mode (Send shutdown packet), and enter deep standby mode to reduce power consumption.

The RM68140 supports the MDDI Type-I of the MDDI specifications Version 12 and the application diagram

is illustrated as follow.



- 1. Based on the system configuration, use TE signal as the reference signal for moving picture display to avoid the tearing effect.
- 2. When enter to the MDDI interface from other interface, the Host needs to wait 100ms and can start to send any packet. For example wake up packet.
- 3. After shutting down the MDDI interface the Host needs to wait 500ns and can start to send wake up packet to wake up the MDDI link.
- 4. The terminal resistors are embedded between MDDI_DATAO_P/M and MDDI_STB_P/M.



7.6.1 MDDI Link Protocol

The RM68140's MDDI Link Protocol is in accordance with the MDDI specifications as published by VESA; refer to these specifications for more information on the MDDI Link Protocol.

DO NOT send any packets that are not supported by the RM68140 into a system containing the RM68140. Supported MDDI packets are as follows:

Supported MDL	Of packets are as follows:			
RM68140 MDDI packets	Packet Name	Packet Type	Direction	Supported Type
	Sub-frame header packet	15359 (0x3BFF)	Forward	Туре I
Link Control	Filler packet	0	Forward/Reverse	Type I
Packet	Link Shutdown packet	69 (0x45)	Forward \	Type Y
1 acket	Reverse link encapsulation packet	65 (0x41)	Forward \\	TYPO!
	Round-trip delay measurement packet	82 (0x52)	Forward \	Type I
Client Status	Client capability packet	66 (0x42)	Reverse	Type I
and Control	Client request and status packet	70 (0x46)	Reverse \	Type I
Packet	Register access packet	146 (0x92)	Porward/Reverse	Type I
Basic Media	Video stream packet	16 (0x10)	Forward	Type I
Stream	Flexible video stream packet	20 (0x14)	Forward	Type I
Packet	Windowless video stream packet	22 (Qx1Q)	Forward	Type I



7.6.2 MDDI Link Packet Descriptions

Sub-frame Header Packet

The Sub-Frame Header Packet is the first packet of every sub-frame.

Sub-frame Header Packet

	Packet Length	Packet Type =0x3bff	Unique word =0x005a	Reversed 1	Sub-frame Length	Protocol Version	Sub-frame Count	Media-frame Count	CRC
_	2 hytes	2 hytes	2 hytes	2 hytes	4 hytes	2 hytes	2 hytes	4 hytes	2 hytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 0x3bff

Unique Word: unique word is 0x005a

Reserved 1: not used (set to zero)

Sub-frame Length: specify the number of bytes per sub-frame

Protocol version: set to zero

n Bit [15:2] - Reserved for future expansion. These should be set to all zero.

n Bits[1:0] - Sub-frame operational mode

"00" - Sub-frame lengths strictly followed


"01" – Sub-frame lengths are flexible. Sub-frame packets should be sent at the first opportunity after the sub-frame length has been transmitted.

"10" – Sub-frame lengths are unlimited. No more sub-frame packets are required tobe transmitted after the first sub-Frame packet at startup.

Sub-frame Count: specify the number of sub-frame header packet

Media-frame Count: specify the number of media-frames

CRC: error check





Filler Packet

The Filler Packet is sent when no other information is available to be sent on the forward or reverse link.

Filler Packet

Packet Length	Packet Type=0	Filler Bytes (all zero recommended)	CRC
2 bytes	2 bytes	(Packet Length – 4) bytes	2 bytes


Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 0

Filler Bytes: set to zero

CRC: error check



Link Shutdown Packet

The Link Shutdown Packet is sent from the host to the client to indicate that the MDDI data and strobe will be shut down and go into a low-power hibernation state.

Link Shutdown Packet

Packet Length	Packet Type=69	CRC	All Zero
2 bytes	2 bytes	2 bytes	(Packet Length – 4) bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 69

CRC: error check

All Zero: set to zero (Type size is 16) bytes)

Reverse Link Encapsulation Packet

Data is transferred in the reverse direction using the Reverse Link Encapsulation Packet.

Reverse Link Encapsulation Packet

Packet Length	Dooket Time CF	5 hClient ID	Dayaraad Link Flags	Davaras Bata Divisar	Turn-Around 1	Turn-Around 2
Packet Length	Packet Type=65	nclient id	Reversed Link Flags	Reverse Rate Divisor	Length	Length
2 bytes	2 bytes	2 bytes	1 byte	1 byte	1 byte	1 byte

Parameter CRC	All Zero 1	Turn-Around 1	Reversed Data Packets	Turn-Around 2	All Zero 2
2 bytes	8 bytes	x bytes	(Packet Length -x -y -26) bytes	v bvtes	8 bytes



Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 65

hClient ID: set to zero

Reverse Link Flags:

n Bit 0 - 0: No packet request

1: Host needs the Client Capability Packet

n Bit 1 - 0: No packet request

1: Host needs the Client Request and Status Packet

n Bit [7:2] - set to zero

Reverse Rate Divisor: reverse data rate = reverse link data clock

Turn-Around 1 Length: the length of Turn-Around 1 is the forward link data rate

Turn-Around 2 Length: the length of Turn-Around 2 is determined by Round-trip delay of the link

Parameter CRC: error check

All zero: set to zero

Turn-Around 1: First turn-around period

Reverse Data Packets: A series of data packets transferred from the client to host

Turn-Around 2: The second turn-around period

Round-Trip Delay Measurement Packet

The Round-Trip Delay Measurement Racket is used to measure the propagation delay from the host to the client plus the delay from the client back to the host. This packet is most useful when the MDDI link is running at the maximum speed intended for a particular application. The packet may be sent in Type I mode and at a lower data rate to increase the range of the Round-Trip delay measurement.

Round Trip Measurement Packet

Packet Length	Packet Type=82	hClient ID	Parameter CRC
2 bytes	2 bytes	2 bytes	2 byte

Guard Time 1	Measurement Period	All Zero	Guard Time 2
64 bytes	64 bytes	2 bytes	64 bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 82



hCilent ID: set to zero


Parameter CRC: error check

Guard Time 1: allow overlap of the host and client

Measurement Period: a 64 bytes window to allow the client to respond

All Zero: set to zero

Guard Time 2: allow overlap of the measurement period by the client



It is recommended that the client send a client capability Packet to the host after forward link synchronization is acquired, and it is required when requested by the host via the Reverse Link Flags in the

Client Capability Packet

Reverse Link Encapsulation Packet

Packet Length	Packet Type=66	cClient ID	Protocol	Version	Min Pro	tocol Version	Pre-calibra	ation Data Rate Capability	Interface Type Capability
2 bytes	2 bytes	2 bytes	2 by	ytes	2	bytes		2 bytes	1 byte
Number of Alt Display	Bitmap Width		Bitmap	Height	Display Win	dow Width	Display Window Height	Color Map Size	
1 byte	2 bytes	2 b	ytes	2 by	/tes	2 by	tes	2 bytes	4 bytes

Color Map RGB Width	RGB Capability	Monochrome Capability	Reversed 1	Y Cb Cr Capability	Bayer Capability	Revered 2
2 bytes	2 bytes	1 byte	1 byte	2 bytes	2 bytes	2 bytes

Client Feature	Max Video	Min Video	Min Sub-frame Rate	Audio Buffer Depth	Audio Channel Capability	Audio Sample
					•	i



Capability	Frame Rate	Frame Rate				Rate Capability
4 bytes	1 byte	1 byte	2 bytes	2 bytes	2 bytes	2 bytes

Audio Sample	Mic Sample	Mic Sample Rate	Keyboard Data	Pointing Device Data	Content Protection Type	Mfr Name
Resolution	Resolution	Capability	Format	Format		
1 byte	1 byte	2 bytes	1 byte	1byte	2 bytes	2 bytes

Product Code	Reversed 3	Serial Number	Week of Mfr	Year of Mfr	CRC
2 bytes	2 bytes	4 bytes	1 byte	1 byte	2 bytes

Packet Contents:

Packet Length: packet length not including the packet length field of

Packet Type: packet type is 66

cClient ID: set to zero

Protocol Version: set to 0002h

Min Protocol Version: specify the minimum protocol version (0001b)

Pre-Calibration Data Rate Capability: specify the maximum data rate the client can receive (190h)

Interface Type Capability: Client can function in Type I mode on the forward and reverse link (00h)

Number of Alt Displays: set to zero

Post-Calibration Data Rate Capability: specify the maximum data rate the client can receive (190h)

Bitmap Width: specify the width of the bitmap (140h)

Bitmap Height: specify the height of the bitmap (1E0h)

Display Window Width: specify the width of the display window (140h)

Display Window Height: specify the height of the display window (1E0h)

Color Map Size; set to ze

Coldr Map RGB Width: set to zero

RGB Capability: specify the resolution of RGB format (0666h)

Monochrome Capability: set to zero

Reserved 1: set to zero

Y Cb Cr Capability: set to zero

Bayer Capability: set to zero

Reserved 2: set to zero

Client Feature Capability Indicators: 00CC8000h



Maximum Video Frame Rate Capability: specify the maximum video frame (3Ch)

Minimum Video Frame Rate Capability: specify the minimum video frame (3Ch)

Minimum Sub-frame Rate: specify the minimum sub-frame rate (00h)

Audio Buffer Depth: set to zero

Audio Channel Capability: set to zero

Audio Sample Rate Capability: Set to zero

Audio Sample Resolution: set to zero

Mic Audio Sample Resolution: set to zero

Mic Sample Rate Capability: set to zero

Keyboard Data Format: set to zero

Pointing Device Data Format: set to zero

Content Protection Type: set to zero

Mfr Name: set to 0000h

Product Code: set to 6814h

Reserved 3: set to zero

Serial Number: set to zero

Week of Manufacture: set to zero

Year of Manufacture: 00h

CRC: error check

Client Request and Status Racket

The host needs a small amount of information from the client so it can configure the host-to-client link in an optimum manner. The Client Request and Status Packet is required to report errors and status to the host.

Client Request and Status Packet

Packet Length	Packet Type=70	cClient ID	Reverse Link Request	CRC Error Count	Client Status	Client Busy Flags	CRC
2 bytes	2 bytes	2 bytes	2 bytes	1 byte	1 byte	2 bytes	2 bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 70

cClient ID: set to zero

Reverse Link Request: specify the number of bytes the client needs in the reverse link in the next sub-frame

to send information to the host.



CRC Error Count: count the number of CRC errors occurred

Client Status:

n Bit 0 - 1: capability has changed

0: capability has not changed

n Bit 1 - indicates the client has detected an error

n Bit [7:2] - set to zero

Client Busy Flags:

n Bit 0 - bitmap block transfer function is busy

n Bit 1 - bitmap area fill function is busy

n Bit 2 - bitmap pattern fill function is busy

n Bit 3 - the graphics subsystem is busy

n Bit [15:4] - set to zero

CRC: error check

Register Access Packet

Register Access Packet is utilized when setting instruction to the RM68140. This packet cannot be used for

RAM access.

Register Access Packet

Packet Length	Packet Type=146	bClient ID	Read/Write Info	Register Address	Parameter CRC	Register Data List	Register Data CRC
2 bytes	2 bytes	2 bytes	2 bytes	4 bytes	2 bytes	(Packet Length -14) bytes	2 bytes

Packet Contents

Packet Length: Acket length not including the packet length field

Packet Type: packet type is 146

bClient ID: set to zero

Read/Write Info:

Bits[15:14]	Read/Write Flags
00	Write
01	Reserved
10	Read



11	Response to read

Bit [13:0] – specifies the number of 32-bit register data list items to be transferred in the Register Data List Filed.

Register Address: upper bits shall set to zero

Parameter CRC: error check from packet length to the register address

Register Data List: written (or read) registers to (from) client

Register Data CRC: error check of the register data list

Video Stream Packet

The RM68140 supports the Video Stream Packet to transfer display data including RGB data to RAM.

Video Stream Packet

Packet Length	Packet Type=16	bClient ID	Video Data Format Desriptor	Pixel Data Attributes	X Left Edge	Y Top Edge
2 hytes	2 hytes	2 hytes	2 hytes	2 hytes	2 hytes	2 hytes

_			\sim	11,				
	X Right Edge	Y Bottom Edge	X Start	Y Start	Rixer Count	Parameter CRC	Pixel Data	Pixel Data CRC
	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	(Packet Length -26) bytes	2 bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 16

bClient ID: set to zero

Video Data Format Descriptor

[15:12]	5:12] [11:18] [7:4]		[3:0]	Transfer pixel format					
0101	0x6))	0x6	0x6	Packed 18 bits pixel RGB format (R:G:B=6:6:6)					
0101	0x5	0x6	0x5	Packed 16 bits pixel RGB format (R:G:B=5:6:5)					
Others se	Others setting disabled								

Pixel Data Attributes: The pixel data is written to RAM buffer of RM68140 (00C3h)

X Left Edge: Specify the X coordinate of the left edge of the screen window filled by the Pixel Data field.

Y Top Edge: Specify the Y coordinate of the top edge of the screen window filled by the Pixel Data field

X Right Edge: Specify the X coordinate of the right edge of the window being updated.



Y Bottom Edge: Specify the Y coordinate of the bottom edge of the window being updated.

X Start: Specify X start address for the first pixel in the Pixel Data field below.

Y Start: Specify Y start address for the first pixel in the Pixel Data field below.

Pixel Count: specify the number of pixels

Parameter CRC: error check from packet length to the pixel count

Pixel Data: the raw video data

Pixel Data CRC: error check of the pixel data

Pixel Data Format

MDDI da	ata byte	D7	D6	D5	D4	D3	D2	D1	D0	Color
RGB	Byte n	G2	G1	G0	B4	В3	B2	B1	B0	65-Color
5:6:5	Byte n+1	R4	R3	R2	R1	R0	G5	G4	G3	(1 pixel/ 6 bits RGB format)
RGB	Byte n	G1	G0	B5	B4	В3	B2	B1	B0	26/2K/CNON
6:6:6	Byte n+1	R3	R2	R1	R0	G5	G4	G3	G2	(1 pixel/ 18 bits RGB format)
	Byte n+2	B5	B4	B3	B2	B1	B0	R5	R4	

Flexible Video Stream Packet

The RM68140 supports the Flexible Video Stream Packet to transfer display data including RGB data to

RAM. This allows for a reduction in the number of fields sent in an environment where one or more fields are

not changing values.

Flexible Video Stream Packet

Packet Length	Packet Type=20	bClient ID	Field Present Flags	Video Data Format Description	Pixel Data Attributes	X Left Edge	Y Top Edge
2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes

				>				
	X Right Edge	y Bottom Edge	X Start	Y Start	Pixel Count	Parameter CRC	Pixel Data	Pixel Data CRC
	3 - 3-							
_							Packet Length –	-
	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	· ·	2 bytes
	•	•	•	•	•	•	propert beader bytes	•

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 20

bClient ID: set to zero

Field Present Flags: indicates the field in the packet is present (value "1") or not present (value "0").

- Bit 0: indicates the presence of the Video Data Format Description Field.
- Bit 1: indicates the presence of the Pixel Data Attributes Field.
- Bit 2: indicates the presence of the X Left Edge Field.



- Bit 3: indicates the presence of the Y Top Edge Field.
- Bit 4: indicates the presence of the X Right Edge Field.
- Bit 5: indicates the presence of the Y Bottom Edge Field.
- Bit 6: indicates the presence of the X Start Field.
- Bit 7: indicates the presence of the Y Start Field.
- Bit 8: indicates the presence of the Pixel Count Field.
- Bits [15:9] are all "0".

Video Data Format Descriptor

[15:12]	[11:18]	[7:4]	[3:0]	Transfer pixel format
0101	0x6	0x6	0x6	Packed 18 bits pixel RGB format (R:0:B=6:6:6)
0101	0x5	0x6	0x5	Packed 16 bits pixel RGB format (R:G:B=5:6:5)
Others s	etting disa	bled		

X Left Edge: Specify the X coordinate of the left edge of the scheen window filled by the Pixel Data field.

Y Top Edge: Specify the Y coordinate of the top edge of the screen window filled by the Pixel Data field

X Right Edge: Specify the X coordinate of the right edge of the window being updated.

Y Bottom Edge: Specify the Y coordinate of the bottom edge of the window being updated.

X Start: Specify X start address for the first pixel in the Pixel Data field below.

Y Start: Specify Y start address to the first pixel in the Pixel Data field below.

Pixel Data Attributes: The pixel data is written to RAM buffer of RM68140 (00C3h)

Pixel Count: specify the number of pixels

Parameter CRC, error sheek from packet length to the pixel count

Pixel Data: the raw video data

Pixel Data GRO: error check of the pixel data

Windowless Video Stream Packet

The RM68140 supports the Windowless Video Stream Packet to transfer display data including RGB data to RAM. This packet type assumes that full screen updates are always occurring and therefore there is no need for the window information.

Windowless Video Stream Packet

Packet Length	Packet Type=22	bClient ID	Video Data Format	Pixel Data	Pixel Count	Parameter CRC



			Description	Attributes		
2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes	2 bytes

Pixel Data	Pixel Data CRC
Packet Length – 14 bytes	2 bytes

Packet Contents:

Packet Length: packet length not including the packet length field

Packet Type: packet type is 22

bClient ID: set to zero

Video Data Format Descriptor

[15:12]	[11:18]	[7:4]	[3:0]	Transfer pixel format
[10.12]	[]	[,,,,]	[0.0]	Transfer pixel fermat
0.4.0.4				5 + 140111 + 1505()
0101	0x6	0x6	0x6	Packed 18 bits pixel RGB format (R:C:B=6:6:6)
0101	0x5	0x6	0x5	Packed 16 bits pixel RGB format (R:G:B⇒5:6:5)
0101	UNU	OAU	UNU	Tacked to bits pixel (CD tolking (T.O.DQO.O.S)
Othore co	etting disal	blod		
Others St	ziling uisai	Dieu		/> \\

Pixel Data Attributes: The pixel data is written to RAM suffer of RM68140 (00C3h)

Pixel Count: specify the number of pixels

Parameter CRC: error check from packet length to the pixel count


Pixel Data: the raw video data

Pixel Data CRC: error check of the pixel pata



7.6.3 Writing Video Data to Memory Sequence

In order to write video data to memory, the following sequence should be programmed. This packet should be followed by video stream packets.






7.6.4 Writing Register Sequence


In order to write registers, register access packet should be used. Register access packet is used to write data to register.

Writing Register Sequence:



7.6.5 Reading Video Data from Memory Sequence

In order to read a pixel data from memory (readable one pixel only), the following sequence should be programmed. Memory read command (2Eh) is followed by reverse encapsulation packet. DDI transmits video pixel data through encapsulation packet. Please refer to VESA specifor detailed description.



1. X addresses for memory data read is set by 2Ah (XS[15:0]).

Notes

The parameters of 2Ah are stored on relative registers while command 2Ah is executed completely. See also section "6.1 User Command Set" and Note 2.

2. Y addresses for memory data read is set by 2Bh (YS[15:0]).


The parameters of 2Bh are stored on relative registers while command 2Bh is executed completely. See also section "6.1 User Command Set" and Note 2.



7.6.6 Reading Register Sequence

In order to read registers, the following sequence should be programmed. Next, register read command is followed by reverse encapsulation packet. DDI transmits register data through encapsulation packet. Please refer to VESA spec for detailed description.

Reading Register Sequence:





7.6.7 Hibernation Setting

The Client MDDI of the RM68140 provides a hibernation setting. The methods for waking up the hibernation mode can be determined based on actual usage.

Wake-up	Condition
Host-Initiated Wake-up	Wake up the MDDI link by MDDI Host

Note: In the Hibernation state, the data is retained in RAM and the display operation is maintained.

Hibernation setting and wake-up sequence must in accordance with VESA-MDDI specifications.

Hibernation setting sequence

Enter Hibernation Mode

In Hibernation Mode

Host Initiated Wake-up

Enter Hibernation Mode



7.6.8 MDDI Deep Standby Mode Setting


The Client MDDI of the RM68140 includes a MDDI deep standby mode setting so it can enter a off state and reduce power consumption during Hibernation mode.

The MDDI enters Hibernation mode when a Shutdown Packet is sent. The standby power needs of the Client MDDI can be reduced, even while the MDDI Link is maintained in Hibernation mode.

When entering MDDI deep standby mode, the RM68140 stops operation rather than maintaining Hibernation mode. Input low pulse 3 msec from RESX pin to cancel deep standby mode, after which a Host-Initiated Wake-up should cancel the Hibernation mode.

When in deep standby mode, instruction settings and RAM data are not stored, so they must be reset after Hibernation mode is cancelled.


Follow the sequence indicated in the VESA MDDI specifications when initiating or canceling the Hibernation mode.



Note: When the RM68140 is in the MDDI Hibernation mode or MDDI deep standby mode, both links are in the link hibernation states.



MDDI Deep Standby Mode Sequence






7.7 Display Data RAM

7.7.1 Configuration


The display data RAM stores display dots and consists of 2,764,800bits (320 x 18 x 480 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the frame memory.





7.7.2 Memory to Display Address Mapping


In this mode, content of the frame memory within an area where column pointer is 0000h to 013Fh and page pointer 0000h to 01DFh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0).






7.8 Tearing Effect Output

The tearing effect output line supplies to the MCU a panel synchronization signal. This signal can be enabled or disabled by the set_tear_off (34h) and set_tear_on (35h) commands. The mode of the tearing effect signal is defined by the parameter of the set_tear_on (35h) and set_tear_scanline(44h) commands. The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.



N = The N-th scanning line which set by register N[15:0] of command STESL(44h).








7.8.2 Tearing Effect Line Timing

The tearing effect signal is described as below:



AC characteristics of Tearing Effect Signal (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Wax.	Unit	Description
tvdl	Vertical timing low duration	TBD		me	
tvdh	Vertical timing high duration <	TBB	7	us	
thdl	Horizontal timing low duration	TBQ.		\supset_{us}	
thdh	Horizontal timing high ducation	7 BD		us	

Notes:

1. The timings apply when MADCTL B4=0 and B4=1

2. The signal's rise and fall times (tf, tt) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid tearing effect:


The Tearing Effect output line supplies to the MCU a panel synchronization signal. This signal can be enabled or disabled by the set_tear_off(34h), set_tear_on(35h) commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

TEON (35h)	TELOM (35h, 1 st bit)	TE signal Output
0	*	GND
1	0	TE (Mode 1)
1	1	TE (Mode 2)



7.9 Panel Type

7.9.1 Normal Type






7.9.3 Zigzag Type 2

Bottom Side Type 2: ZINV=1, ZZ_EO=1(GS=0, SS=1, BGR=1) В2 G3 В4 В3 В1 G2 B2 G4 B4 G478 G1 В1 R2 В2 G3 В3 R4 В4 G477 B480 G479 ВЗ В1 G2 G4 Upper Side Type 2 :ZINV=1, ZZ_EO=1(GS=1, SS=0, BGR=0) G1 В2 G3 R4 В4 R2 G477 G479 В3 В1 G2 R3 G4 В4 G1 В2 G3 ВЗ R4 В4 B480 В1 G479 ВЗ В1 G2 G4



7.10 OTP Porgram Sequence





7.11 Independent Gamma Correction Function

The RM68140 supports independent gamma adjustment function for R color, G color and B color to display in 262K colors. Only RG or GB or RB can be adjusted by increasing or decreasing at the same time. The function is performed by increasing or decreasing grayscale levels that use gamma adjustment registers. According to the user specified setting, the 3 gamma block maps the 6-bit R/G/B pixel data to 8-bit gamma information and performs 2-bit dithering effect for reducing gamma information from 8-bit to 6-bit.

Finally The 6-bit gamma information is sent to source driver.

The settings of gamma correction function are as follow:

Register	Note	Register	Note
RCBnd8[5:0]	Set offset of red/green code 8	RCBnd16[5:0]	Set offset of red/green code 16
RCBnd24[5:0]	Set offset of red/green code 24	RCBnd32[5:0]	Set offset of real/green code 32
RCBnd40[5:0]	Set offset of red/green code 40	RCBnd48[5:0]	Set of set of red/green code 48
RCBnd56[5:0]	Set offset of red/green code 56	RCBnd64[5:0]	Set offset of red/green code 64
Register	Note	Register	Note
BCBnd8[5:0]	Set offset of blue/green code 8	B&Bnd18(5:0]	Set offset of blue/green code 16
BCBnd24[5:0]	Set offset of blue/green code 24	BCBnd32[5:Q]	Set offset of blue/green code 32
BCBnd40[5:0]	Set offset of blue/green code 40	&CBpd48[5:0]	Set offset of blue/green code 48
BCBnd56[5:0]	Set offset of blue/green code 56	BCBrid64[5:0]>	Set offset of blue/green code 64

If xCBnd*[5]=0 =>
------------	---------

xCBnd*[4:0]	Offset	xCBnd*[4:Q]	//Offset/	 k/ Bnd*[4:0]	Offset	xCBnd*[4:0]	Offset
0	0	8//	\-\2,00\\\	1 6	-4.00	24	-6.00
1	-0.25	(%)	√ -2√2 √	17	-4.25	25	-6.25
2	-0.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-2.59	18	-4.50	26	-6.50
3	-0.75	\\\11\\\	-2.75	19	-4.75	27	-6.75
4	-1.00 ~	12/	3.00	20	-5.00	28	-7.00
5	-1.25		√ -3.25	21	-5.25	29	-7.25
6	-1.50		-3.50	22	-5.50	30	-7.50
7	1.75	15	-3.75	23	-5.75	31	-7.75


If xCBnd*[5]>1

xCBnd*[4:0]	Offset	xCBnd*[4:0]	Offset	xCBnd*[4:0]	Offset	xCBnd*[4:0]	Offset
/0/	1/0	8	+2.00	16	+4.00	24	+6.00
1	, g.25	9	+2.25	17	+4.25	25	+6.25
2	/ 0.5	10	+2.50	18	+4.50	26	+6.50
3	+0.75	11	+2.75	19	+4.75	27	+6.75
4	+1.00	12	+3.00	20	+5.00	28	+7.00
5	+1.25	13	+3.25	21	+5.25	29	+7.25
6	+1.50	14	+3.50	22	+5.50	30	+7.50
7	+1.75	15	+3.75	23	+5.75	31	+7.75



Example:

Set RCBndm[5]=0 and BCBndm[5]=0. According to RCBndm[4:0]/BCBndm[4:0], they decide the offsetting of the code m of red (or green)/blue (or green) from -7.75, -7.50, -7.25, ... to 0 and code 0 is fixed at 0 forever. The other codes between each code m are interpolated. For example, if only red code 8 is offset to 4 by setting RCBnd8[4:0] = 16, the code from 16 to 63 are unchanged and the results of red code 1 to code 15 are as follow:



The RCBndm could be shosen to adjust digital codes of red or green by set RADJ_SEL and the BCBndm could be chosen to adjust digital codes of blue or green by set BADJ_SEL.

RADJ_SEL	BADJ_SEL	Adjust Channel	Unchanged Channel
((0 <	0	R&B	G
/ Ø	1	R & G	В
	0	G & B	R
1	1	inhibit	X



7.12 Dynamic Backlight Control

The function of Dynamic Display Backlight is used to reduce the power consumption of display backlight. It only includes Content Adaptive Brightness Control (CABC) function. CABC is used to generate a proper PWM signal according to display image information. User could apply this PWM signal to control other device(s) (Such as power IC or LED driver IC). When the CABC function is enabled and cooperate with external circuits (such as LED driver circuit), the power consumption of backlight will be reduced with keeping acceptable display quality.

The CABC function is used to reduce the power consumption of display backhoot. Contents adaptation means that the grayscale level of image contents is raised while lowering brightness of the backlight simultaneously to keep same perceived brightness. The adjustment of grayscale level and brightness reduction is based on the display image contents. Thus the power consumption reduction depends on the contents of the image. The display image and brightness are dynamically processed by CABC block.

In order to achieve a better display quality and reduce power consumption of the backlight at the same time, there are 3 different modes, user interface image mode, etill picture mode and moving image mode, for user selections.


Display Backlight Brightness = Manual Setting Ratio XCABC Brightness Ratio

The function of CABC affects both display brightness ratio and grayscale level.

Manual		CABC	Calculation	Brightness Output	Image Status
	Brightness Ratio	Brightness Ratio	Ratio	of LEDPWM	image otatus
Case 1	70%	60%	42%	42%	CABC modified
Case 2	50%	100%	50%	50%	CABC modified
Case 3	40%	30%	12%	12%	CABC modified



7.12.1 PWM Control Architecture



Internal Display Backlight Control



The register bit "BL" is used to turn on or turn off backlight control lines, "CABC_PWM" pin and "CABC_ON" pin. Normally, if user want to disable the display backlight completely and immediately, user can set "BL = 0". Relations between "BL" and control lines are list below.

BL	LEDPWPOL	Status of CABC_PWM Pin	BL	LEDONPOL	Status of CABC_ON Pin
0	0	0	0	0	0
0	1	1		1	
1	0	Original polarity of PWM signal	1	0	LEBONR
1	1	Inversed polarity of PWM signal	'		Inverted LEDONR

The register bit "BCTRL" is used to turn on or turn off backlight central block. Display brightness which is controlled by CABC_PWM will be turn off when user set "BCTRL = 0".

BCTRL	Value of DBV[7:0] (RDNSRV)	Display Backlight Status
0	00%	off
1	Determined by CABC and WRDISBV(R51h)	on

"FORCE_CABC_PWM=0", "CMB[7:0] = 00h" (WRCABCMB), "PWM_DUTY_OFFSET[4:0]=00h", "BL=1", "BCTRL=1", Sleep-Out Mode						
CABC Status RDPWM_L[7:0] RDPWM[7:0] Display Backlight Brightness						
Off Mode	Determined by DBV[7:0] (WRDISBV)	FFh	Determined by DBV[7:0] (WRDISBV)			
UI-Mode / Still-Mode / Moving-Mode	Determined by DBV[7:0] (WRDISBV)	Determined by CABC Function	Determined by DBV[7:0] (WRDISBV) x CABC Function			




The writing register DBV[7:0] (WRDISBV) is used to adjust the backlight brightness value manually. Note that reading register DBV[7:0] (RDDISBV) is used to indicate the output PWM signal duty variation. That means DBV[7:0] (RDDISBV) is also affected by CABC function when CABC function is enable.

The register setting CMB[7:0] (WRCABCCMB) is used to limit the minimum PWM duty in order to prevent the backlight brightness from being too dark.

The register FORCE_CABC_DUTY[7:0] is used to perform a fixed PWM duty of CABC output when the register bit "FORCE_CABC_PWM=1".

The register bit "DD" is used to enable or disable the dimming function for Manual Brightness Control. Smooth transition of PWM duty is performed when "DD=1". Dimming function is applied only when driver IC is in sleep-out status. CABC function is available only when driver IC is in sleep-out status. Availability of functions is listed in below table.


Driver IC Status	CABC Function	LABC Function	Dimming Function	Display Backlight Status
Sleep-In	Not Available	Not Available	Not Avaitable	Turn-Off
Sleep-Out	Available	Available	Available	Controllable





7.12.2 Dimming Function for LABC and Manual Brightness Control

A dimming function (how fast to change the brightness from old to new level and what are brightness levels during the change) is used when changing from one brightness level to another. The dimming function curves for Manual Brightness Control can be configured the same or not the same in increment and decrement directions. The basic idea is described below.



The RM68140 provides two types of PWW duty dimming mechanism, "Fixed-Time Dimming" and "Fixed-Slope Dimming", for manual brightness control. The setting of dimming types for rising dimming and falling dimming is independent. The register bit "SEL_W is for rising dimming (increment dimming), and the register bit "SEL_DE" is for falling dimming (decrement dimming).

SEL_IN	SEL_DE	Rising Dimming Type	Falling Dimming Type
0		Fixed-Time Dimming	Fixed-Time Dimming
o ((Fixed-Time Dimming	Fixed-Slope Dimming
	Ø	Fixed-Slope Dimming	Fixed-Time Dimming
	1	Fixed-Slope Dimming	Fixed-Slope Dimming



Fixed-Time Dimming Type

The total dimming steps and can be set by registers "DMSTP_L[2:0]", "DM_IN[3:0]", and "DM_DE[3:0]", respectively. These three registers can determine the total dimming time.

The unit of registers "DM_IN[3:0]" and "DM_DE[3:0]" is "frame(s) per step". The unit of register DMSTP_L[2:0] is "step(s)"

For Example: **Register Name** Value Description SEL_IN Fixed-Time dimming for rising dimming 0 SEL DE 0 Fixed-Time dimming for falling dimming DM IN[3:0] 7h 8 frames time for each step DN_DE[3:0] 5h 6 frames time for each step DMSTP_L[2:0] 1h dimming steps is 4 steps

Total dimming time of "rising dimming" is 32-frames time length (8 frames x 4).

Total dimming time of "falling dimming" is 24-frames time length (6 frames x 4).

Present PWM Duty

Present PWM Duty

Target PWM Duty

Time (frames)

Falling Dimming



Fixed-Slope Dimming Type

The increasing / decreasing PWM duty during a time period can be set by register "STEP_IN[3:0]", "STEP_DE[3:0]", "DM_IN[3:0]", and "DM_DE[3:0]", respectively. These three registers can determine some characteristics of dimming curves.

The unit of registers STEP_IN[3:0] and STEP_DE [3:0] is "duty ratio" (FFh is 100%, and 00h is 0%). The unit of register DM_IN[3:0] and DM_DE[3:0] is "frame(s) per step".

For Example:

Register Name	Value	Description
SEL_IN	1	Fixed-Slope dimming for rising dimming \\\
SEL_DE	1	Fixed-Slope dimming for falling dimming
STEP_IN[3:0]	8h	PWM increment is 8 for each step
STEP_DN[3:0]	5h	PWM decrement is 5 for each step
DM_IN[3:0]	3h	4 frames time for each step
DM_DE[3:0]	5h	6 frames time for each step

When present PWM duty is "0x64" (100 in decimal), target PWM duty is 0x14 (20 in decimal), so the total dimming steps will be:

Total dimming steps = (Present PWM Duty - Target PVWM duty) (PWM decrement)


$$= (100 - 20) / 5 = 16$$
 steps

So total dimming time for falling alimming is % (16 Steps x 6)

When new target PWM duty is "0x64", the total dimming steps will be:

Total dimming steps = (Name of Reference of Paraget RWM Duty - Present PWM duty) / (PWM increment)

So total dimming time for rising dimming is 40 frames (10 Steps x 4)






7.12.3 PWM Signal Setting for CABC and LABC

The registers "PWMDIV[7:0]" can change the frequency of PWM signal(CABC_PWM) and the register "PWM_DUTY_OFFSET[4:0]" can perform a duty compensation of the PWM signal. The "FOSC" is used to provide clock source for the internal PWM circuit. Three PWM operation frequency can be chosen by setting register "PWMF", and the real PWM frequency can be quickly estimated by the bellow formula.

	PWMF	PWM Operation Frequency (F _{osc})	
	0	12.165 MHz	
	1	6.0827 MHz	
PWM Fr	$256 \times atv = \frac{DBV[7:0](R)}{R}$	$\frac{F_{osc}}{PWMDIV[7:0]}$ $\frac{RDDISBV)+1}{56}$	
For exam	ple:		
If "PWDIV	[7:0]=0x0F", "PWMF=0	0x0", "DBV[7:0]=2Kh"(RDD)SBV)	
PWM Fr	<i>Pauenc</i> v =	$\frac{5MHz}{1\times15}$ $\frac{3.17KHz}{1}$	
"DBV[7:0]=	=2Fh" means PWM du	tty ratio is about 1875%	
PWM Di	uty Time = 18.75	$3.17 \text{KHz} \approx 59.15 \text{ms}$	
PWM no	on – Duty Time	$81.25\% \times \frac{1}{3.17 \text{ KHz}} \approx 256.3 \text{ ms}$	
PWM Signal	Duty Time=59.15vs	Non-Duty Time = 256.3μs Duty Time =	59.15µs →
+		Time	



Since the external LED driver needs some stable time to drive the LED backlight, this necessary stable time will reduce the effective PWM duty period. The PWM_DUTY_OFFSET[4:0] is simply used to compensate the loss of PWM duty period. For example, assume original PWM duty of LEDPWM signal is 60%, but the actual backlight brightness driven by LED driver is 57%. User can set "PWM_DUTY_OFFSET[4:0]" to achieve 60% backlight brightness.





7.12.4 Content Adaptive Brightness Control (CABC)

A Content Adaptive Brightness Control function can be used to reduce the power consumption of the luminance source. Content adaptation means that content grey level scale can be increased while simultaneously lowering brightness of the backlight to achieve same perceived brightness. The adjusted grey level scale and thus the power consumption reduction depend on the content of the image. There four different modes of CABC can be controlled through register "C[1:0]"(WRCABC).

Descriptions of these four modes are listed below:

- 1. Off mode: Content Adaptive Brightness Control functionality is totally off.
- 2. UI [User interface] image mode: Optimized for UI image. It is kept image quality as much as possible. Target power consumption reduction ratio: 10% or less. User can achieve prefer brightness for UI-Mode by setting the registers "CABC_UI_PWM0[7:0]" ~ "CABC_UI_PWM3[7:0]".
- 3. Still picture mode: Optimized for still picture. Some image quality degradation would be acceptable. Target power consumption reduction ratio: more than 30%. The RMS8140 will automatically estimate a better gamma setting based on image contents. User can achieve prefer brightness for still picture mode by setting the registers "CABC_PWM0[7:0]" ~ "CABC_PWM9[7:0]".
- 4. Moving image mode: Optimized for moving image e.g. Video clip. It is focused on the biggest power reduction with image quality degradation. Target power consumption reduction ratio: more than 30%. The RM68140 will automatically estimate a better gamma setting based on image contents. User can achieve prefer brightness for still picture mode by setting the registers "CABC_MOV_PWM0[7:0]" ~ "CABC_MOV_PWM9[7:0]".



8. Command

8.1. Command List

Operational Code (Hex)	Command	Command(C) /Read(R) /Write(W)	Number Of Parameter
00h	nop	С	0
01h	soft_reset	c	0
04h	get_display_ID	~R \\	/ 38
05h	get_DSI_err	(R)	// 1
09h	read_display_status	\ \R\ \>\	4
0Ah	get_power_mode	> \\	1
0Bh	get_address_mode	\\R\\	1
0Ch	get_pixel_format	R	1
0Dh	get_display_mode	\\ R	1
0Eh	get_signal_mode	→ R	1
0Fh	get_diagnostic_result	R	1
10h	enter_sleep_mode	C	0
11h	exit_sleep_mode	С	0
12h	enter_partial_mode	С	0
13h	enter_normal_mode	С	0
20h	exit_invert_mode \(\ \ \ \ \ \	С	0
21h	enter_invert_mode())	С	0
28h	set_display_off	С	0
29h	set_display_on	С	0
2Ah	set_column_address	W	4
2Bh	set_page_address	W	4
2Ch	write_memory_stark	W	Variable
2Eh	read_inemory_statt	R	Variable
30h	set partial area	W	4
33h ((set_scholl_sarea	W	6
34h	set_tear_off	С	0
(35h)	set_tear_on	W	1
((36h <	set_address_mode	W	1
\\38h))	exit_idle_mode	С	0
39h	enter_idle_mode	С	0
3Ah	set_pixel_format	W	1
3Ch	write_memory _continue	W	Variable
3Eh	read_memory _continue	R	Variable
44h	set_tear_scanline	W	2
45h	get_scanline	R	2
51h	set_display_brightness	W	1
52h	get_display_brightness	R	1
53h	set_control_display	W	1



Operational Code (Hex)	Command	Command(C) /Read(R) /Write(W)	Number Of Parameter
54h	get_control_display	R	1
55h	set_cabc_mode	W	1
56h	get_cabc_mode	R	1
5Eh	set_cabc_min_brightness	W	1
5Fh	get_cabc_min_brightness	R	1
AAh	read_first_checksum	R	1
AFh	read_continue_checksum	R 🔨	1
DAh	read_ID1	R \\	<u>^</u> 1
DBh	read_ID2	(R)	//1
DCh	read_ID3	\ k \ \	1
B0h	Interface_mode_control		1
B1h	frame_rate_control (in normal mode)	/\W\	2
B2h	frame_rate_control (in idle mode/8 colors)	/ M/	2
B3h	frame_rate_control (in partial mode)	\\ \W	2
B4h	display_inversion_control	V W	1
B5h	blanking_porch_control	W	4
B6h	display_function_control	> w	3
B7h	entry_mode_set	W	1
BFh	device_code_read	R	5
C0h	power_control_1	W	2
C1h	power_control_2	W	2
C2h	power_control_3	W	1
C4h	power_control_4	W	1
C5h	vcom_control_1	W	4
D0h	nv_memory write	W	2
D1h	nv_memory_protection_key	W	3
D2h	nv_memory status read	R	3
D3h	read 404	R	3
E0h	Gamma setting	W	15



8.2. Command Description

NOP (00h)


	NOP (No Operation)												
DCX	RDX	WRX	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
0	1	↑	Χ	0	0	0	0	0	0	0	0	00	
NO P	ARAME	TER							^				
Howe (Mem	ver it ca	an be us te) and l	ed to termin	ate Fra	ame Me	emory \	Write o			. /	^		
None								//	7/				
		Norma Partial	I Mode On, I Mode On, Mode On, Mode On, I	Idle Me dhe Mo dle Mo	de On de Off, de On,	, Sleep	Out Out	```	Yes Yes Yes Yes				
		,	Power On	Seque Reset	nce		N	I/A I/A	е				
	O NO P This o Howe (Mem X = D	O 1 NO PARAME This comman However it can (Memory Writ X = Don't can None	O 1 ↑ NO PARAMETER This command is an However it can be used (Memory Write) and It is a point to the command of the command	O 1	DCX RDX WRX D15-D8 D7 0 1	DCX RDX WRX D15-D8 D7 D6 0 1	DCX RDX WRX D15-D8 D7 D6 D5 0 1	DCX RDX WRX D15-D8 D7 D6 D5 D4 0 1 ↑ X 0 0 0 0 0 NO PARAMETER This command is an empty command; it does not have any However it can be used to terminate Frame Memory Write of (Memory Write) and RAMRD (Memory Read) Commands. X = Don't care. None Status Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence SW Reset HW Reset	DCX RDX WRX D15-D8 D7 D6 D5 D4 D3 0 1	DCX RDX WRX D15-D8 D7 D6 D5 D4 D3 D2 0 1	DCX RDX WRX D15-D8 D7 D6 D5 D4 D3 D2 D1 0 1	DCX RDX WRX D15-D8 D7 D6 D5 D4 D3 D2 D1 D0 0 1	



SWRESET(01h) : Software Reset

01H				;	SWRES	SET(So	oftware	Rese	t)				
	DCX	RDX	WRX	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Χ	0	0	0	0	0	0	0	1	01
Parameter	No pa	ramete	r										
	When	the So	ftware R	eset comma	and is v	vritten,	it caus	es soft	ware re	eset. It	resets	the	
			-	neters to the	eir S/W	Reset	default	t value	s. (See	defau	It table	s in ea	ch
Description	comm	nand de	scription	1.)					^	/		\wedge	
	Note:	The Fra	ame Mei	mory conten	ts are	affecte	d by thi	s comi	mand.			//	
	X = D	on't car	е					^		$\bigvee /$	<i>\</i>		
	The d	isplay n	nodule lo	oads all disp	lay sup	plier's	factory	efau	It value	s to th	e regis	ters du	ring
Restriction	5ms.	ms. If Software Reset is applied during Sleep Outmode, it will be necessary to wait 120ms											
Restriction	before	efore sending Sleep Out command. Software Reset Command can not be sent during Sleep											
	Out so	Out sequence.											
					_//			$\stackrel{\smile}{-}$					
					Status				Avai	lability			
			Norma	Mode On.	Idle Mo	de Off	Sleep	Out	١	'es			
Register			Norma	l Mode On, l	Idle Mo	de On,	Sleep	Out	١	'es			
Availability			Partial	Mode On, V	dle Mo	de Off,	Sleep	Out	١	'es			
			Partial	Mode On, I	dle Mo	de On,	Sleep	Out	١	'es			
	\ \			S	leep In	l			١	'es			
	/		7	V							_		
			, <u> </u>	Sta	atus			Defau	lt Value)			
Default))		Power On	Seque	nce		٨	l/A				
(Ceraunt	\bigcirc			SW F	Reset			٨	l/A				
)			HW I	Reset			N	l/A				








RDDIDIF(04h): Read Display ID

04H						RDE	DIDIF						
	DCX	RDX	WRX	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	00h	0	0	0	0	0	1	0	0	04
1 st parameter	1	↑	1	Х	х	х	х	х	х	х	х	х	Х
2 nd parameter	1	↑	1	00h	ID1[7]	ID1[6]	ID1[5]	ID1[4]	ID1[3]	ID1[2]	ID1[1]	ID1[0]	54
3 rd parameter	1	1	1	00h	ID2[7]	ID2[6]	ID2[5]	ID2[4]	ID2[3]	ID2[2]	ID2[1]	ID2[0]	80
4 th parameter	1	↑	1 00h ID3[7] ID3[6] ID3[5] ID3[4] ID3[3] ID3[2] ID3[1] ID3[0]										
Parameter	-								7				
	The 1	st paran	neter (ID	01): dummy	data.			^	\ \	$\backslash\!\!/\!\!/$	<i>\\</i> \'\'		
	The 2	nd parar	neter (II	D2): the LCE) modu	le's ma	anufact	ure ID					
Description	The 3	rd paran	neter (ID	03): the LCD	modul	e/drive	r versi	al no	/	\rangle_{\wedge}			
	The 4	th paran	neter (ID	04): the LCD	modul	e/drive	or VQ	/					
Restriction	-												
				Stati					А	vailabi	lity		
		Nor	mal Mo	de On, Idle	Mode c	Xf, Se	ep Out	:		Yes			
Register		Nor	mal Mo	de On, Idle I	Model C	On, Sle	ep Out	:		Yes			
Availability		Par	rtial Mo	de On Idle 1	Mode C	off, Slee	ep Out			Yes			
		Pa	rtial Moo	de On, Idle N	Mode C	n, Sle	ep Out			Yes			
	(·			Sleep	ln .					Yes			
			\longrightarrow					•					
		// //	·			_	_	_	_	_			
))		Status				Default	Value				
			Pow	ver On Sequ	ence	ID	1=54h	/ ID2=	80h / IE	D3=66h	1		
Default) 			SW Reset		ID	1=54h	/ ID2=	80h / IE	D3=66h	1		
				HW Reset		ID	1=54h	/ ID2=	80h / IE	D3=66h	1		








RDNUMED(05h): Read Number of Errors on DSI

05H		RDNUMED (Read Number of the Error on DSI)												
	DCX	RDX	WRX	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	0	0	0	1	0	1	05	
1 st parameter	1	↑	1	Х	P[7]	P[6]	P[5]	P[4]	P[3]	P[2]	P[1]	P[0]	00	
Parameter	NO P	ARAME	TER											
	The s	econd p	paramet	er is telling a	a numb	er of th	e parit	y error	s on D	SI. The	more	detaile	t	
	descri	iption of	f the bits	s is below.					_	/		\wedge		
	P[60] bits ar	re telling	a number o	f the pa	arity er	rors.		1			//		
Description	P[7] is	s set to	"1" if the	ere is overflo	w with	P[60]	bits.	, <	\ \	$\backslash\!\!\!/$	<i>\\</i>			
2 000	P[70)] bits ar	e set to	"0"s (as wel	l as RE	DSM(0Eh)' ş∕	Dø are	set 'Q'	" at the	same	time) a	fter	
	there	is sent	the seco	ond paramet	er infor	mation	(=\TK	e read	functio	n) is cor	mplete	d).		
	This c	commar	nd is use	ed for MIPI D	SI only	/. It is r	10 tunc	tion for	others	interfa	ace ope	eration.		
Restriction	-													
		- 1		:	Status				Ava	ilability				
			Norma	l Mode On,	pale/Wg	de Off	, Sleep	Out	,	Yes				
Register			Norma	Mode Qn,	Idle Mc	de On	, Sleep	Out	`	Yes .				
Availability		{	Partial	Mode On, V	øle Mo	de Off,	Sleep	Out	`	Yes				
			Rantial	Mode On, I	dle Mo	de On,	Sleep	Out	`	Yes				
	<u></u>		7/,	> s	leep Ir	1			`	Yes				
		//									_			
		// />	>	Sta	itus			Defau	lt Value	Э				
Default		Power On Sequence 00h												
(Conduit)		SW Reset 00h												
				HW I	Reset			0	0h					








RDDST (09h): Read Display Status

ופטטא (ו		aa biopia	, Julius											
09H				RDD	ST (Re	ad	Dis	splay	Status)				
	DCX	RDX	WRX	D15-8	D7	С)6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	1	0	0	0	1	0	0	1	09
1 st parameter	1	1	1	х	х		х	х	х	Х	х	х	х	XX
2 nd parameter	1	1	1	Х	D31	D	30	D29	D28	D27	D26	D25	0	XX
3 rd parameter	1	1	1	х	0	D	22	D21	D20	D19	Q18	D17	D16	XX
4 th parameter	1	1	1	х	D15		0	D13	0	٥	D10	Q9	<i>D</i> 8	XX
5 th parameter	1	1	1	х	D7		06	D5	0	19	70	\ \(\rangle\)	0	XX
	This co	mmand inc	licates th	e current	status	of	the	displa	y as de	escribe	d in th	e table	e below	<i>I</i> :
	Bit	Symbol												
	D31	BSTON	Boos	ster Voltage	Status		\Diamond	8			ster of			
	B 00	100				/			Top	\rightarrow	oster or om (36H	i I- D7='0	')	
	D30	MY	Ro	w Address (Order	1	H	\overrightarrow{J}				H-D7='1'		
	D29	MX	Colu	mn Address	Order	`	/	0				TL D6='0 TL D6='		
	D00	NA) /	Dow/	Column Ord	1	_	\triangle	0			(36H-D		. ,	
	D28	MV	Kow/	Column Old	el Kara)	4	\angle	1				(36H-D5		
	D27	ML	\ \(\text{\text{ent}} \)	tical Refresh Order			1				m to Top o Botton			
	Doc	DOD A		GBBBB	<u> </u>			0			RGB	o Botton		
	D26	RGE		GB/BODY OF	der			1			BGR			
	D25	MAY	Horiz	onterRefres	h Order			1				to Right nt to Left		
Description	D22	11/					1	101			oits / pix			
Description	\D21	IEPP(2:0)		ixel Format(face Color F			1	110		18-l	oits / pix	el		
	D20		<u>}</u>					hers			-			
	019	IDMOD	Id	lle Mode On	/Off			1			Mode O			
) ~						0			l Mode (
	D/8/	PTLON	Pa	rtial Mode O	n/Off			1		Partia	l Mode (On		
(//)	D17	SI DOLLT		Sloop In/O	.4			0		S	leep In			
) 177	SLPOUT		Sleep In/Ou	JI.			1		SI	eep Out			
	D16	NORON	Display	Normal Mo	de On/O	ff		0			al Displa			
								0			nal Displ scrolling	-		
	D15	VSSON	Vertic	cal scrolling	status			1			scrolling			
	D13	INVON	In	version On/0	Off			0			sion is (
								1		Inver	sion is (On		
	D10	DISPON		Display On/0	Off			0			splay Of			
	2.0	2.3. 31		5p) 01//				1		Dis	splay On	1		







RDDPM (0Ah): Read Display Power Mode

0AH			R	DDPM (R	ead D	isplay	Pow	er Mo	de)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	1	0	1	0	0A
1 st parameter	1	↑	1	х	D7	D6	D5	D4	D3	D2	0	0	08
	Bit D7	Symbol BSTON	De:	scription Itage Status		'1'=Bo	splay	Co n	ecribed		e table	below	<i>J</i> '.
	D6	5 PTLON Partial Mode On/Off '0' = Valle Mode Off '1' = Partial Mode On, '0' = Partial Mode Off											
Description	D4	SLPON	Sleep In/Out Sleep In/Out Sleep In/Out										
	D3	NORON	Display No	rmal Møde (On/Off	Ø,₹Ł	artial D						
	D2	DISON	Display On	/Off			Splay (Display (
	D1	Reserved Reserved	- ((\longrightarrow	V/	0							
		// //				<u> </u>							
	~			Sta	tus				Ava	ilabilit	У		
	7/	72	ormal Mod	e On, Idle	Mode	Off, S	Sleep	Out	`	Yes -			
Register		N	ormal Mod	e On, Idle	Mode	On, S	Sleep	Out	`	Yes			
Availability		Р	artial Mode	e On, Idle	Mode	Off, S	leep (Out	•	Yes			
((1	<u> </u>	Partial Mode On, Idle Mode On, Sleep Out Yes											
	1			Slee	p In				`	Yes			




		Status	Default Value	
Default		Power On Sequence	08h	
Derault		SW Reset	08h	
		HW Reset	08h	
Flow Chart	Serial I/F Mo	h) RDDPM (0Ah	Host	Command Parameter Display Action Mode Sequential transfer



RDDMADCTR (0Bh): Read Display MADCTR

0BH			RI	DDMADC	TR (R	ead D	isplay	MAD	CTR)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	1	0	1	1	0B
1 st parameter	1	↑	1	Х	D7	D6	D5	D4	D3	D2	0	0	00
	This	command ii	ndicates t	he curren	t statu:	s of th	e displ	ay as	descri	bed in	the ta	ble be	ow:
	Bit	Symbol	D	escription				С	ommer	ıt			
	D7	MY	Row Addr	ess Order		'1' = '0' =	Bottom Top to I	to Top (Bottom ((36A-BZ (36H/B)	(='1') (='6')			
	D6	MX	Column A	ddress Orde	er	'O' =	Right to	Right (W	IADC/1				
	D5	MV	Row/Colu	mn Order (N	۸V)	'0' =		(36H-D	5€,X()	//	5='1')		
Description	D4	D4 WIL Vertical Refresh Order D3 RGB RGB/BGR Order D4 WIL Vertical Refresh Order D5 = LCD Refresh Bottom to Top T1 = LCD Refresh Left to Right T2 = LCD Refresh Right to Left											
	D3	D3 ML Vertical Refresh Order '0' = Normal (36H-D5=N;) D4 ML Vertical Refresh Order '1' = LCD Refresh Bottom to Top D3 RGB RGB/BGR Order '1' = BGR, "0" = RGB											
	D2	MH	Horizonta	l Refresh Or	øler	·0 <u>≥</u> ·1' =	TED R	efresh L erresh R	eft to Ri light to I	ght ₋eft			
	D1	Reserved			\nearrow	8							
	D0	Reserved				/	<u> </u>						
)								
				Statu	ıs				Availa	hility			
		Nore	nal Mode	On, Idle I		Off, Sle	еер О		Ye				
Register	(-	Morn	nal Mode	On, Idle I	Mode (On, Sle	еер Оі	ut	Ye	s			
Availability		Part	ial Mode	On, Idle N	lode C	off, Sle	ep Ou	it	Ye	s			
_ ((Part	ial Mode	On, Idle N	lode C	n, Sle	ep Ou	ıt	Ye	s			
				Sleep	In				Ye	s			
)												
				Status				Defa	ault Va	lue			
			Power	On Seque	ence				00h				
Default			SI	W Reset				No	Chan	ge			
			H	W Reset					00h				








RDDCOLMOD (0Ch): Read Display Pixel Format

0CH	,	,		DDCOLM		ead D	Display	Pixel	Forma	ıt)			
	DCX	RDX	WRX	D15-8	D7	D6		D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	0	0	1	1	0	0	0C
1 st parameter	1	1	1	Х	D7	D6	D5	D4	0	D2	D1	D0	66
	This co	mmand ir	ndicates tl	ne current	status	of th	e displa	y as d	escribe	ed in th	ne table	e belov	w:
	Bit	Symbo	ol	Descriptio	n			(Comme	ent			
	D7	VIPF[3]							(·			\nearrow	
	D6	VIPF[2]	ואס ואס	cel Format(R			0101' = 16- 0110' = 18-			>			
	D5	VIPF[1]	Interfac	e Color For	mat)		others are			$\langle \langle \rangle$	~		
Description	D4	VIPF[0]								$\gamma \gamma$			
'	D3	2 IFPF[2] DBI Pixel Format(Control											
	D2	IFPF[2]			^<		101'= 16-1	nixe	el.				
	D1	IFPF[1]	DBI Pix Interfac	cel Format(C ce Color Føri	øntrol pat)	1	_	oits / pixe	el,				
	D0	IFPF[0]			$\sqrt{/}$		A less are	reserve	u				
)	<u>//</u>							
				Sta	itus				Avail	ability			
		No.	rmal Mod	de On, Idle	Mode	Off,	Sleep C	Out	Y	es			
Register	(-	MC	ormal Mod	de On, Idle	Mode	On,	Sleep C	Out	Υ	es			
Availability		Pi	artial Mod	e On, Idle	Mode	Off, S	Sleep O	ut	Y	es			
((\ \\	artial Mod	e On, Idle	Mode	On, S	Sleep O	ut	Y	es			
				Slee	p In				Y	es			
)											1	
	,			Status				De	fault V	alue			
			Powe	er On Seq	uence				66h				
Default				SW Rese	t			N	o Char	nge			
				HW Rese	t				66h				








RDDIM (0Dh): Read Display Image Mode

0DH				RDDIM	(Read	l Dis	play Im	age Mo	ode)				
	DCX	RDX	WRX	D15-8	D7	D6	5 D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	1	1	0	1	0D
1 st Parameter	1	↑	1	х	D7	D6	5 D5	D4	D3	D2	D1	D0	00
	The disp	olay mod	ule returr	s the disp	lay ima	age r	mode sta	atus.					
	Bit	Symb	ool	Descript	ion			(Comme	ent			
	D7	VSSO	N Ve	tical scrollinç	g status		"1" = Verti "0" = Verti	cal scrol cal scrol	ling is Q	c, f			
	D6	Reserv	ed				'0'	\wedge			\rightarrow		
Description	D5	INVO	N Inv	ersion On/Of	f		"1" = Inve "0" = Inve	sion is (Off				
	D4	Reserv	red			•				>			
	D3	Reserv	ed		(.0,		>				
	D2~D0	Reserv	ed		<u>/</u>	1	·0'	<u>></u>					
				$\prec \prec$		`	$\overline{\mathcal{A}}$						
				Sta	itus				Avail	ability			
		No	ormal Mo	de On, Idle	Mode	Off,	, Sleep (Out	Y	es			
Register		No	rmal Mo	de On, Vale	Mode	e On,	, Sleep (Out	Y	es			
Availability			artial Mod	le Qn, Idle	Mode	Off,	Sleep C	ut	Y	es			
	~	P	artial Mod	le On, Idle	Mode	On,	Sleep C	Out	Y	es			
	1/		>	Slee	p In				Y	es			
	\mathcal{A}												
)		Status				De	fault V	alue			
1 (()			Pow	er On Seq	uence				00h				
Default	1			SW Rese	t				00h				
				HW Rese	t				00h				
							•						








RDDSM (0Eh): Read Display Signal Mode

0EH				RDDSM	(Read	d Dis	play Sig	nal M	ode)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	1	1	1	0	0E
1 st parameter	1	↑	1	х	D7	D6	D5	D4	D3	D2	D1	D0	00
	The dis	play modu	ule return	s the Disp	lay Si	gnal I	Mode.						
	Bit	Symbo	1	Description	n			(Comme	ent			
	D7	TEON	Tearing	Effect Line	On/Off		"1" = On, "		R				
	D6	TELOM	Tearing	effect line n	node	6	"0" = mode "1" = mode	2 (\		$\sqrt{}$	<u>></u>	/	
	D5	HS	Horizor	ntal Sync On	/Off		0' = HSYN 1' = HSYN	C is On		\prod			
Description	D4	VS	Vertica	Sync On/O	ff	ز	X =VSYN			>			
	D3	PCLK	Pixel C	lock On/Off		,	0 = PCLK 1' = PCLK		>				
	D2	DE	Data E	nable On/Of		1	O'-DE is						
	D1	Reserved	I -			>	6/						
	D0	DSI ERROR	Error o	n DSI	$\!$		0' = No Er 1' = Error	ror					
			$-\langle$		1	//							
				Sta	itus				Availa	ability			
		No	rmal Mod	se On, Vale	Mode	e Off,	Sleep C	Out	Y	es			
		(No	rmal Mod	de On, Idle	Mode	e On,	Sleep C	Out	Y	es			
Register Availability	(-	Z's	rtial Mod	e On, Idle	Mode	Off,	Sleep O	ut	Y	es			
		Pa	nrtial Mod	e On, Idle	Mode	On,	Sleep O	ut	Y	es			
)			Slee	p In				Y	es			
		/											
)			Status				De	fault V	alue		Ţ	
			Powe	er On Seq	uence				00h				
Default				SW Rese					00h				
				HW Rese	t				00h				
		<u> </u>										l	








RDDSDR (0Fh): Read Display Self-Diagnostic Result

0FH			RDD	SDR (Rea	ad Dis	play S	elf-Dia	agnos	tic Re	sult)			
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	0	1	1	1	1	0F
1 st Parameter	1	↑	1	Х	D7	D6	0	0	0	0	0	D0	00
	The disp	olay modu	le returns	the self-c	diagno	stic res	sults fo	llowing	g a Sle	ep Out	comn	nand.	
	Bit	Symbo	1	Descrip	tion				Com	ment			
	D7	SDR	Registe	er Loading D	etection		In	vert the		gister va property	lues loa	ding	
	D6	FUNCD	Functio	nality Detec	tion		Inve	ert to Q	6 if the	display i	stupetio	nality	
	D5	Reserved	t				90						
Description	D4	Reserved	d			<u> </u>	(0,			> <u> </u>			
	D3	Reserved	i			_	16,		<u>> </u>				
	D2	Reserved	1		<u> </u>	1	10/	<u> </u>					
	D1	Reserved	d l	\prec		<u> </u>	,0,						
	D0	CKSCMF	Checks	ums compa	risop	\mathcal{A}		checks checks			same		
			$\overline{}$		1	/							
				Sta	itus				Avail	ability			
		√ √c	rmalMod	de On, Idle	Mode	Off, S	leep C	Out	Y	es			
Register		No	rmal Mod	de On, Idle	Mode	On, S	leep C	Out	Y	es			
Availability	1	No.	ntial Mod	e On, Idle	Mode	Off, S	leep C	ut	Y	es			
		Pa	artial Mod	e On, Idle	Mode	On, S	leep C	ut	Y	es			
				Slee	p In				Y	es			
)			Status				Def	fault V	alue			
			Powe	r On Seq	uence				00h				
Default				SW Rese	t				00h				
				HW Rese	t				00h				
												-	








SLPIN (10h): Sleep In

10H					SL	.PIN (S	leep Ir	1)					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	0	0	10
Parameter	No Para	ameter											
Description	This co conver operati send P	ommand ter, interi ional and PCLK, HS	causes the causes the frame and VS	ne display ne module ator and pa ne memory informatio odule is in	to ente anel sc mainta n to dis	er the S anning ains its splay m	Sleep n stop. [conter nodules	node. I DBI or nts. Th	n this r DSI Co	mode, ommar	nd Mod sor ooi	e rema	s to
Restriction	The ho	ost proces e followin e. The he	ssor mus g this co	ffect when t wait 5 mi mmand to essor must command	llisecor allow t	ds bet	ore se	pply vo	any neo oltages	w comi	mands lock cii	cuits to	o
				S	tatus	<u> </u>			Avail	ability			
		K	lorma/N/	ode On, Id	le Mod	le Off,	Sleep (Out	Y	es			
Register		\wedge	$\overline{\ \ }$	ode On, Id			•		Y	es			
Availability	(-		Sartial Mo	ode On, Idl	e Mod	e Off, S	Sleep C	Out	Y	es			
		F	Partial Mo	ode On, Idl	e Mod	e On, S	Sleep C	Out	Y	es			
)		Sle	eep In				Y	es			
Default		<i>,</i> —	Pov	Status ver On Sec SW Rese HW Rese	et	: :	Defaul Sleep I Sleep I Sleep I	n Mod n Mod	e e				








SLPOUT (11h): Sleep Out

11H					SLI	POUT	Sleep	Out)					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	x	0	0	0	1	0	0	0	1	11
Parameter	No Pa	aramete	r										
Description	modul	e are er	nabled. T	s the displa The host prefore this o	ocesso	r send	s PCLł	K, HS a	and VS	inform	ation to	displa	ıy
Restriction	modul this co clock of The ho sendir to the the dis	e is not ommand circuits to ost proceud a Sle register splay de or when	in Sleep I before a to stabiliz essor m ep-In co s when e evice whe	ot cause a mode. The sending are. ust wait 12 mmand. The exiting the en loading to lay modulater this continuation.	e host nother of 0 millis ne disp Sleep the reg e is not	econds lay monode. isters i	sor mu nd. Thi safter the fa	st watt	allows allowed a Sleedisplant be an elefault:	ep Out my modiny abnorand reg	commule's de primal v	er send oltages and be afault v isual e alues a	fore alues ffect on are the
)) Status				Ava	ilability	,		
			Normal	Mode On,	Idle Mo	ode Off	, Sleep	Out	,	Yes			
Register			Nouwal	Mode On,	Idle Mo	ode On	, Sleep	Out	,	Yes			
Availability	/,		Partial	Mode On,	Idle Mo	de Off	Sleep	Out	,	Yes			
			Partial	Mode On,	Idle Mo	de On	Sleep	Out	,	Yes			
		<i>))</i> [(Sleep II	า			,	Yes			
H 7													
Default	<i>y</i>		-	Power O SW	tatus n Sequ Reset Reset		5	Sleep Ir Sleep Ir	: Value n Mode n Mode n Mode	!			







PTLON (12h): Partial Display Mode On

12H				PTLO	N (Part	ial Dis	play I	Mode (On)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	0	1	0	0	1	0	12
Parameter	No Para	ameter											
Description	Mode w To leave The hos	indow is o e Partial [st process	described Display Mo or continu	by the Pa ode, the Nues to sen	rtial Ar Iormal d PCL	ea (30 Displa K, HS	h) com y Mod and V	nmand e On (S infor	13h) c	omma to dis	nd sho	ould be	written.
Restriction	This cor	mmand ha	as no effe	ct when P	artial D	Display	Mode	isalre	ady a	tive.			
Register Availability		No Pa	rmal Mode	State e On, Idle e On, Idle	Mode Mode Mode	On, SI	eep O	ut ut	Availa Ye Ye Ye Ye	es es es			
Default			Powe O SW	tatus n Sequen Reset Reset	ce	Norm Norm	al disp al disp	It Valu lay mo lay mo lay mo	ode Or ode Or	1	Mode. The Partial Dismand should be writed a display modules for all Display Mode.		
Flow Chart	Refer to	Partial A	rea (30h)										
((<	\cap												



NORON (13h): Normal Display Mode On


13H				NORON	(Norm	al Dis	play N	lode (On)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	1	1	13
Parameter	No Para	meter											
Description		mmand ca al Display					r the N	ormal	mode	. Norm	al Mod	de is d	efined
Restriction	This cor	nmand ha	s no effec	t when No	ormal [Display	/ mode	is alr	eadys	ctive.	\searrow	<u>//</u>	
				Stati		011 201			Availa				
Register Availability			mal Mode				/ 	\rightarrow	Yĕ > Ye				
Availability		Pai	rtial Mode	On, Idle	Mode (DH, SIE	eep Ot	nt	Ye	s			
		Pai	rtial Mode	On, hale	Møde (On, Sle	ep Ou	ıt	Ye	s			
				Sleep	K				Ye	s			
				Status))efault	Value						
Default			Power	On Seque V Reset V Reset		Norm Norm	al Disp al Disp	olay M olay M	ode O ode O ode O	n			
Flow Chart	Refer to	the descri	ption of P	artial Area	(30h)								



INVOFF (20H): Display Inversion Off

20H				INVOFF	(Disp	lay Inv	versio	n Off)					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	0	0	0	0	20
Parameter	No Paramete	r											
Description	This commandevice. The fi			ntents rer		-		No sta	_	sare o		-	у
Restriction	This command	d has no	effect w	hen the	lisplay	modu	le is n	ot inve	erting t	the dis	play ir	nage.	
		Morma	Mode	Status		ff. Slee	ep Out		Availat				
Register		/	$\overline{}$	n, Idle M					Yes				
Availability		Partial	Mode O	n, Idle Mo	ode Of	f, Slee	p Out		Yes	6			
		Partial	Mode O	n, Idle Mo	ode Or	n, Slee	p Out		Yes	8			
		•		Sleep I	n				Yes	5			
Default			Power O SW	tatus n Sequen Reset Reset	ice	Displa Displa	ay Inve	Value ersion ersion ersion	off				








INVON (21H): Display Inversion On

21H				INV	ON (Di	isplay	Invers	sion O	n)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	0	0	0	0	1	21
Parameter	No Para	meter											
				ne display ory conten					status		e chan		
Description							> 						
Restriction	This co	mmand	has no ef	fect when	modul	e is/ali	eady i	n invei	sion o	n mod	e.		
					7/								
				S	tatus				Avai	ilability			
		X	formal M	oge Ou 16	le Mod	le Off,	Sleep	Out	١	⁄es			
Davistan			ormal Mo	ode On, Id	le Mod	le On,	Sleep	Out	١	⁄es			
Register Availability	(Partial Mo	ode On, Idl	e Mod	e Off, S	Sleep	Out	١	⁄es			
			Partial Mo	ode On, Idl	e Mod	e On, S	Sleep	Out	١	⁄es			
				Sle	ep In				`	⁄es			
		•											
()			Status			Dofo	ult Val	10				
			Powe	er On Sequ	uence	Di		Inversi					
Default				SW Reset		Di	splay	Inversi	on off				
				HW Rese	t	Di	splay	Inversi	on off				








DISPOFF (28h): Display Off

28H	DISPOFF (Display Off)														
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	0	0	1	0	1	0	0	0	28		
Parameter	No Par	ameter													
Description	This co device.	This command causes the display module to stop displaying the image data on the display device. The frame memory contents remain unchanged. No status bits are changed. Memory Display Panel													
Restriction	This co	mmand l	has no eff	fect when	module	e is alre	ady in	displa	y off m	ode.					
		M	ormal Mo	St ode On, Idl	atus e Mode	e Off. S	Sleep C	Out	Availa						
		\leftarrow	\longrightarrow	ode On, Idl					Ye						
Register Availability		\mathcal{A}	+-	de On, Idle					Ye	es					
			artial Mo	de On, Idle	e Mode	On, S	Sleep C	Out	Ye	es					
	Sleep In Yes														
				Status		-)ofoult	\/oluc							
Descrit)	Status Default Value Power On Sequence Display Off														
Default	SW Reset Display Off														
				HW Rese	ι		טוspia	y Off							








DISPON (29h): Display On

29H	DISPON (Display On)												
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	0	0	1	29
Parameter	No Par	ameter											
				he display ory conter									
			Memory								Panel		
			$\sqcup \sqcup \sqcup$	\Box	_								
		++		\square	_			\dashv	╅			$\vdash\vdash$	
Description					_	1	_	コ					
		+					\geq	\exists				oxdot	
		+			_	<i>\</i>		\dashv		┩┤		₩	
					_			╛					
								\exists		\Box	\Box		
		11	1 1 1 1					ı		1 1	1	l I	
Restriction	This co	mmand	has no 🗸	ffect when	× modi	ık is a	lready	in die	nlav o	n mod	Δ		
Nestriction	11110 00	,,,,,,,	1103 11070	JCO WYCI	11100		incady	iii ais	piay oi	111100	·.		
					Status				Av	ailabil	ity		
		N	Normal M	ode On, I	dle Mo	de Off	, Slee	p Out		Yes			
	\	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ormal M	ode On, I	dle Mc	de On	, Slee	p Out		Yes			
Register Availability	(Pachal Mo	ode On, Id	dle Mo	de Off,	Sleep	Out		Yes			
			Partial Mo	ode On, Id	dle Mo	de On,	Sleep	Out		Yes			
	Sleep In Yes												
((n	Status Default Value												
			Pov	Statu wer On Se		ce		ault va splay (
Default /			. 0	SW Re				splay C		1			
				HW Re				splay C					








CASET (2Ah): Column Address Set

2AH	CASET (Column Address Set)												
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	0	1	0	1	0	2A
1 st parameter	1	1	↑	Х	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	00
2 nd parameter	1	1	↑	х	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	00
3 rd parameter	1	1	↑	Х	EC15	EC14	EC13	EC12	EC11	EQTQ	EC9	EC8	01
4 th parameter	1	1	↑	х	EC7	EC6	EC5	EC4	EQ3	(원)		₹ Ø	DF

This command defines the column extent of the frame memory accessed by the bost processor with the read_memory_continue and write_memory_continue commands. This command makes no change on the other driver status. The values of SC[15:0] and EC[15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.




SC[15:0] always must be equal to or less than EC[15:0].

Restriction Note 1: When SC[15:0] or EC[15:0] is greater than 013Fh (When MADCTL's B5 = 0) or 01DFh

When MADCTL's B5 = 1), data of out of range will be ignored










RASET (2Bh): Row Address Set

2BH					RAS	SET (Ro	w Addı	ress Se	t)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	0	1	1	2B
1 st parameter	1	1	↑	Х	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	00
2 nd parameter	1	1	↑	Х	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	00
3 rd parameter	1	1	1	х	EP15	EP14	EP13	EP12	EP11	EP(0	EP9	EP8	01
4 th parameter	1	1	1	х	EP7	EP6	EP5	EP4	EP3	FEP2	EP1	EP0	3F
Description	with the no character RAMV	ne write ange o VR com	memon theother mand of the control o	st be equenced by the point of	ual to or	read_m . The value representation of the value representat	nemory_alues of seekts of the	SPI15:0 SPI15:0 SPI15:0 SPI15:0	e commol and Expline in	and Thisplus:0]	is comi	mand referred	makes wher



		Status	Availability						
	Normal Mada O	ın, Idle Mode Off, Sleep Ou							
Register Availability	Normal Mode O	n, Idle Mode On, Sleep Ou	t Yes						
Availability	Partial Mode Or	n, Idle Mode Off, Sleep Out	Yes						
	Partial Mode Or	Partial Mode On, Idle Mode On, Sleep Out							
		Sleep In							
	Status	Defa	ult Value						
		SP[15:0]	EP[15:0]						
Default	Power On Sequence	0000h	013Fh						
	SW Reset	0000h	OLDEN (If MADCTL'S B5: 013F) (If MADCTL'S B5:						
	HW Reset	00000	01EFh						







RAMWR (2Ch): Memory Write

RAMWR (2Ch): Memory Write													
2CH					RA	MWR (Memor	y Write	∍)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	0	1	1	0	0	2C
1 st pixel data	1	1	↑	D1[158]	D17	D16	D15	D14	D13	D12	D11	D10	XX
:	1	1	↑	Dx[158]	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	XX
N th pixel data	1												
Description	This command transfers image data from the host processor to the display module's frame memory starting at the pixel location specified by precedic CASET (2ART) and RASET (2Bh) commands. If MV(36h-B5) = 0: The column and page registers are reset to the start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame memory at (SC, SP). The column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value on the host processor sends another command. If the number of pixels exceeds (EC – SC) to the start of the start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame memory at (SC, SP). The page register is then incremented and pixels are written to the frame memory at (SC, SP). The page register is then incremented and pixels are written to the frame memory at (SC, SP). The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register is incremented. Pixels are written to the frame memory until the column register is incremented. Pixels are written to the frame memory until the column register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.											ge (SP), is then uals the egister is the End of pixels ge (SP), is then the End mented. In (EC) is (EC –	
Restriction	A Memory Write should follow a CASET(2Ah), RASET(2Bh) or MADCTR(36h) to define the write location. Otherwise, data written with RAMWR(2Ch) and any following RAMWRC(3Ch) commands is written to undefined locations.												



	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
	Status Default Value
Default	Power On Sequence Contents of memory is set randomly
Bordan	SW Reset Contents of memory is not cleared HW Reset Contents of memory is not cleared
Flow chart	RAMWR (2Ch) Legend Command Parameter Display Action Mode Sequential transfer



RAMRD (2Eh): Memory Read

RAMRD (2Eh): Memory Read													
2EH					R/	AMRD (Memor	y Read)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	0	1	1	1	0	2E
1 st parameter	1	1	1	х	Х	Х	Х	Х	Х	Х	х	Х	Х
2 nd parameter	1	1	1	D1[158]	D17	D16	D15	D14	D13	D12	D11	D10	
:	1	1	1	Dx[158]	Dx7	Dx6	Dx5	Dx4	Dx3	DXX	Dx1	Dx0	
(N+1)th parameter	1												
Description	This command transfers image data from the display produce's flagre memory to the host processor starting at the pixel location specified by preceding CASET(2Ah) and RASET (2Bh) commands. If MV(36h-B5) = 0: The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value on the host processor sends another command. If MV(36b-B5) = 1 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from the frame memory until the page register equals the End Page (EP) value. The page register is then memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register is incremented. Pixels are read from the frame memory until the column register is incremented. Pixels are read from the frame memory until the column register is incremented. Pixels are read from the frame memory until the column register is incremented. Pixels are read from the frame memory until the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value of the host processor sends another command.										(SP), sthen e End (SP), sthen e End ented.		
Restriction	There is no restriction on length of parameters.												




	Status	Ava	ailability
	Normal Mode On, Idle Mode Off,	Sleep Out	Yes
Register	Normal Mode On, Idle Mode On,	Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off,	Sleep Out	Yes
	Partial Mode On, Idle Mode On,	Sleep Out	Yes
	Sleep In	(Yes
		\wedge	
Default	SW Reset Conte	Default Value ts of premory is sents of memory is no one of memory is no	ot deared
Flow chart	Dummy Read Dummy Read D1[B:0],D2[B:0]Dn[B:0] Any Command		Legend Command Parameter Display Action Mode Sequential transfer




PTLAR (30h): Partial Area

30H	PTLAR (Partial Area)												
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	0	0	0	30
1 st parameter	1	1	1	х	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd parameter	1	1	1	х	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd parameter	1	1	1	Х	ER15	ER14	ER13	ER12	ER11	ER10	ĘR9	ER8	01
4 th parameter	1	1	1	Х	ER7	ER6	ER5	ER4	ER3((ER2	ERT	ERØ	DF
	associa Row (E	ated with	n this co	s the Pa ommand, d in the f w, when	the fire	st defin g figure	es the	Start 1	OW YER	R) and	the sec	ond the	
Description	SR[End ER[Row 15:0] =		w, when	ML(36l	n-B4) =	'1'					Par Ar	
	Start	Row [8:0] -	*									Par Ar	











VSCRDEF (33h): Vertical Scrolling Definition

	VSCRDEF (Vertical Scrolling Definition)												
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
0	1	↑	х	0	0	1	1	0	0	1	1	33	
1	1	↑	x	TFA[15]	TFA[14]	TFA[13]	TFA[12]	TFA[11]	TFA[10]	TFA[9]	TFA[8]	xx	
1	1	↑	х	TFA[7]	TFA[6]	TFA[5]	TFA[4]	TFA[3]	TFA[2]	TFA[1]	TFA[0]	xx	
1	1	1	Х	VSA[15]	VSA[14]	VSA[13]	VSA[12]	VSA[11]	VSA[10]	VSAYQI	VSA[8]	xx	
1	1	1	Х	VSA[7]	VSA[6]	VSA[5]	VSA[4]	VSA[3]	V\$A[2]	VSAL1]	V\$A[0]	xx	
1	1	1	Х	BFA[15]	BFA[14]	BFA[13]	BFA[12]	BFA[11]	BFA[10]	BFA[9]	BFA[8]	xx	
1	1	1	Х	BFA[7]	BFA[6]	BFA[5]	BFA[4]	BFA[3]	BPA[2]	BFA[1]	BFA[0]	хх	
	0 1 1 1 1 1 1	0 1 1 1 1 1 1 1 1 1 1 1	0 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑	D/CX RDX WRX D17-8 0 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x	D/CX RDX WRX D17-8 D7 0 1 ↑ x 0 1 1 ↑ x TFA[15] 1 1 ↑ x VSA[15] 1 1 ↑ x VSA[7] 1 1 ↑ x BFA[15]	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ x 0 0 1 1 ↑ x TFA[15] TFA[14] 1 1 ↑ x TFA[7] TFA[6] 1 1 ↑ x VSA[15] VSA[14] 1 1 ↑ x VSA[7] VSA[6] 1 1 ↑ x BFA[15] BFA[14]	D/CX RDX WRX D17-8 D7 D6 D5 0 1 ↑ x 0 0 1 1 1 ↑ x TFA[15] TFA[14] TFA[13] 1 1 ↑ x TFA[7] TFA[6] TFA[5] 1 1 ↑ x VSA[15]VSA[14] VSA[13] 1 1 ↑ x VSA[7] VSA[6] VSA[5] 1 1 ↑ x BFA[15] BFA[14] BFA[13]	D/CX RDX WRX D17-8 D7 D6 D5 D4 0 1 ↑ x 0 0 1 1 1 1 ↑ x TFA[15] TFA[14] TFA[13] TFA[12] 1 1 ↑ x TFA[7] TFA[6] TFA[5] TFA[4] 1 1 ↑ x VSA[15] VSA[14] VSA[13] VSA[12] 1 1 ↑ x VSA[7] VSA[6] VSA[5] VSA[4] 1 1 ↑ x BFA[15] BFA[14] BFA[13] BFA[12]	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 0 1 ↑ x 0 0 1 1 0 1 1 ↑ x TFA[15] TFA[14] TFA[13] TFA[12] TFA[11] 1 1 ↑ x TFA[7] TFA[6] TFA[5] TFA[4] TFA[3] 1 1 ↑ x VSA[15] VSA[14] VSA[13] VSA[12] VSA[11] 1 1 ↑ x VSA[7] VSA[6] VSA[5] VSA[4] VSA[4] VSA[3] 1 1 ↑ x BFA[15] BFA[14] BFA[13] BFA[12] BFA[12] BFA[11]	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 0 1 ↑ x 0 0 1 1 0 0 1 1 ↑ x TFA[15] TFA[14] TFA[13] TFA[12] TFA[11] TFA[10] TFA[2] TFA[4] TFA[3] TFA[2] TFA[2] 1 1 ↑ x VSA[15] VSA[14] VSA[13] VSA[12] VSA[11] VSA[10] TFA[2] 1 1 ↑ x VSA[7] VSA[6] VSA[5] VSA[4] VSA[3] VSA[2] VSA[12] VSA[14] VSA[12] VSA[14] VSA[14] VSA[14] VSA[14] VSA[15] VSA[14] VSA[14] VSA[15] VSA[14] VSA[15] VSA[14] VSA[15] VSA[15] VSA[14] VSA[15	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 0 1 ↑ x 0 0 1 1 0 0 1 1 1 ↑ x TFA[15] TFA[14] TFA[13] TFA[12] TFA[11] TFA[10] TFA[9] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] TFA[1] T	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 0 1 ↑ x 0 0 1 1 0 0 1 1 1 1 ↑ x TFA[15] TFA[14] TFA[13] TFA[12] TFA[11] TFA[10] TFA[1] TFA[1] TFA[1] TFA[1] TFA[0] 1 1 ↑ x VSA[15] VSA[14] VSA[13] VSA[12] VSA[11] VSA[10] VSA[9] VSA[8] 1 1 ↑ x VSA[7] VSA[6] VSA[5] VSA[4] VSA[3] VSA[2] VSA[1] VSA[1] VSA[0] 1 1 ↑ x BFA[15] BFA[14] BFA[13] BFA[12] BFA[14] BFA[10] BFA[0] BFA[9] BFA[9]	

This command defines the display vertical corolling area

Memory Data Access Control (36h) & 4-


The 1st & 2nd parameter, 7/ describes the Top Fixed Area in number of lines from of the frame memory and top of the display device are the top of the frame mentory. The top aligned. The 3rd & 4th parameter, V [15:0], describes the height of the Vertical Scrolling Area in number, ∕of ∕lines of kame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the bottom most line of the Top Fixed Areà The Yast line of the Vertical Scrolling Area ends immediately before the top most line of the Bottom Fix**∕e∂∖**Area.

Description

The 5th a 6th parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

FA, VSA and BFA refer to the Frame Memory Line Pointer.





The 1st & 2nd parameter, TFA[15:0], describes the Top Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.


The 3rd & 4th parameter, VSAN5:01 describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area.

The 5th & 6th parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the top of the frame memory.

The top of the frame memory and top of the display device are aligned.

TFA, VSA and BFA refer to the Frame Memory Line Pointer.









Restriction	(pages), of	therwise Scrolling	BFA must equal the number mode is undefined. In Ve only affects the Frame Mer	rtical Scroll Mode								
			Status	Availability								
		Normal Mode	On, Idle Mode Off, Sleep O	ut Yes								
Register		Normal Mode	On, Idle Mode On, Sleep O	ut Yes <								
Availability		Partial Mode	On, Idle Mode Off, Sleep O	ut (Yes								
		Partial Mode On, Idle Mode On, Sleep Out Yes										
		Sleep In Yes										
		Status		Default Value								
	Power	r On Sequence	TFA[15:0]=0000HEX VSA	[15:0]=01E0HEX	BFA[15:0]=0000HEX							
Default		SW Reset	TFA[15:0]=0000HEX VSA	[15:0]=01E0HEX	BFA[15:0]=0000HEX							
Derault	H	HW Reset	TFA[15:0]=0000HEX VSA	[15:0]=01E0HEX	BFA[15:0]=0000HEX							
















TEOFF (34h): Tearing Effect Line OFF

34H				TEOFF	(Teari	ng Eff	fect Li	ne OF	F)					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	0	0	1	1	0	1	0	0	34	
Parameter	NO PARAI	METER												
Description	This comm	nand tur	ns off th	e display	modu	le's Te	earing	Effect	outpu	t signa	al on t	he TE	signal	
Restriction	This comm	and has	s no effec	t when the	e Tear	ing Eff	ect ou	tput is	alread	ly off.	$\overline{}$	\rightarrow		
				Stati	us				Availa	bility				
		Norr	mal Mode	On, Idle	Mode	Off, SI	eep Q	Út	Ye	k)				
Register		Norr	mal Mode	On, Idle	Mode	On Si	eep O	bt	Ϋ́e	s				
Availability		Part	tial Mode	On, Idle I	Mode (Off, Sle	eleb Or	ut	> Ye	s				
		Part	tial Mode	On, Idle	Møde d	9n, Sle	eep Ou	TT	Υe	s				
		Sleep In Yes												
		· · · · · · · · · · · · · · · · · · ·												
				Stati		,	De	fault V						
Default			P	SW/R		ice		OFF OFF		_				
		$\langle \langle \rangle$		HW R	eset			OFF						
Plow Chart		TEC	Output C								Comm Param Displ Actio	neter lay on de		



TEON (35h): Tearing Effect Line ON

35H	TEON (Tearing Effect Line ON)												
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	1	0	1	0	1	35
1 st parameter	1	1	↑	Х	0	0	0	0	0	0	0	TELOM	00
Description	This command turns on the tearing Effect output signal on the TE signal line. The TE signal is not affected by changing MADCTR (36h) B4 (Line Address Order). The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. If TELOM = 0: The Tearing Effect Output line consists of V-Blanking information only. Vertical Time Scale If TELOM = 1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information. The Tearing Effect Output Line shall be active low when the display module is in Sleep mode.												
Restriction	This co	mand	has no ef	fect when	Tearir	ng Effe	ct outp	out is al	lready	ON.			
				S	tatus				Avai	lability			
		/ \	lormal Mo	ode On, Id	lle Mod	de Off,	Sleep	Out	١	es/			
Register)	N	lormal Mo	ode On, Id	lle Mod	de On,	Sleep	Out	`	⁄es			
Availability	/	Partial Mode On, Idle Mode Off, Sleep Out Yes											
		Partial Mode On, Idle Mode On, Sleep Out Yes											
				Sle	eep In				`	⁄es			



Default	Status Power On Sequence SW Reset HW Reset	Default Value OFF OFF OFF	
Flow Chart	TE Line Output OFF TEON (35h) 1st Parameter: TELOM TE Line Output ON		Command Parameter Display Action Mode Sequential transfer



MADCTR (36h): Memory Data Access Control

36H		MADCTR (Memory Data Access Control)												
	DCX	RDX	WRX	D24-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	0	0	1	1	0	1	1	0	36	
1 st parameter	1	1	↑	х	B7	В6	B5	B4	В3	B2	B1	В0	00	
				read/write		_	direction	on of	frame	memo	ory. Th	nis cor	nmand	
	Bit	Symb	ool	Descript	ion				Comn	nent	-			
	В7	MY	NAY Column Address Order (* Right to Left											
	В6	MX	MX Column Address Order (M) () = Left to Right N/ Row/Column Order (M) () 1 Row/column exchange											
	В5	MV Row/Column Order (MV) 1 Row/column exchange O Normal												
	B4	ML	O Englithal											
	В3	RGB	RGB	/BGR Order		>		R, "0"=R						
	B2	MH	Horiz	contal Refres	h Order		'0'=LCD	Refres	h Right t					
Description	B1	H_FLI		ontal Flip	7/		'0' = Nor '1' = Flip	ped disp	olay					
	В0	V_FLI	P Verti	xal Flip	<u>) </u>		'0' = Nor '1' = Flip							



	B5	B6	В7	Image in Frame Memory	B5	B6	В7	Image in Frame Memory
	0	О	0	B	1	o	0	3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	0	0	1	B	1	0	1	
	0	1	0	B	1	1	0	
	0	1	1		1	1	1	
				В3	= 0			
				Memory R G B Sent	RGB →		isplay R G	
					= 1 BGR →	_	isplay <mark>B G</mark>	
Restriction								




	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
	\wedge	
	Status D	Pefault Value
	Power On Sequence	00h
Default	SW Reset	No Change
	HW Reset	00h
Flow chart	MAPCTR (36h) 1st Parameter	Legend Command Parameter Display Action Mode Sequential transfer
		ii



VSCRSADD (37h): Vertical Scrolling Start Address

VSCRS	ADD (37h): Vertical Scrolling Start Address												
37H				VSCRS	SADD (\	/ertical	Scrolli	ng Star	rt Addre	ess)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	1	0	1	1	1	37
1 st parameter	1	1	↑	х	0	0	0	0	0	0	0	VSP8	xx
2 nd parameter	1	1	1	х	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0	XX
	This c	omman	d sets th	ne start o	of the v	ertical	scrolling	g area	in the f	rame n	nemory.	The v	ertical
	scrollir	ng area i	s fully de	efined wh	en this	comma	nd is us	ed with	the set	_scroll_	area co	mmand	
									1/		\searrow		
	The se	et_scroll	_start co	mmand l	has one	param	eter, th	ie Vęrtių	al Scr	VI Point	er. The	VSP d	efines
	the lin	e in the	frame n	nemory th	nat is w	ritten to	the di	splay de	evi ce as	s the fir	st line o	of the v	ertical
	scroll a							$\langle \rangle$	/	\rangle_{\wedge}			
										•			
	The d	isplayed	image	also dep	ends o	n the s	etting	the L	∟ine Ad	ldress (Order b	it, B4,	in the
				ister. Se		. / 7		7)					
	_	_		,		/							
	If set	address	mode (R36h) B4	= 0.		\searrow						
	Examp		($\langle \langle \rangle$							
	•		Civad Au				0 1/2	ution C	م منالت م	۸ ۳۵۵	400 and	1 / (CD	2
	100	ien rop	rixed A	ea = Bott	om Fix	go Area		erticai Si inter	crolling	Area =	480 and	ı vsP =	3.
Description			г	rame Mem	ory			1=0			Display	,	
	(O,	0) -	$\Box \Box$	\Box	ŤТ	7		0	┌				
								1					
	VSP	[8:0] -		Ш				2					
			$\sqcup \sqcup$	\bot		_	>	3 -	┙┟		Щ.		4
						4		4	-	++	₩	$\sqcup \sqcup$	4
((-	4			⊢	++	┼┼	$\vdash\vdash\vdash$	4
			H			\dashv	4	 77	⊢	++	╫	HH	\dashv
	\		$\vdash\vdash\vdash$	+++	++	┨		 78					\dashv
((1	(0, 4	1/9) 🛶			+			/9					
	If sot	addrace	mode (D26h) D4	_ 1.								
			_iiioae (i	R36h) B4	· = 1.								
	Examp		ad Araa	= Bottom	Fixed /	\ro2 - (10 \/or+:	cal Sore	ollina Ar	.00 - 10	n and \	/SD_'2'	
	vviieii	1 OP FIXE	tu Aled	– DULLUITI	i-ixeu /	116a = (o, veili	cai Scil	illig Al	c a = 40	o anu v	SF=3.	







Restriction	Since the value of the Vertical Scrolling Start Address is abs Memory), it must not enter the fixed area (defined by Vertica otherwise undesirable image will be displayed on the Panel.	•											
	Status	Availability											
	Normal Mode On, Idle Mode Off, Sleep Out	Yes											
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes											
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Partial Mode On, Idle Mode Off, Sleep Out											
	Partial Mode On, Idle Mode On, Sleep Out												
	Sleep In												
	Status	Default Value											
Default	Power On Sequence 8W Reset	0000HEX 0000HEX											
	RW Reset	0000HEX											
Flow chart	Refer to the description Vertical Scrolling Definition (33h)												



IDMOFF (38h): Idle Mode Off


38H		IDMOFF (Idle Mode Off)											
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	1	0	0	0	38
Parameter	NO PAI	RAMETE	ΕR										
Description	This co	mmand	causes th	e display r	nodule	to exit	Idle m	ode.				•	
Restriction	This co	mmand	has no eff	ect when t	the dis	play m	odule is	s not ir	Idle tu	røde.			
Register Availability Default		N F	lormal Mo	ode On, Idle de On, Idle de On, Idle Ste Power On	e Mode Mode ep In	ence	Leep O Le	out	Off Off	es es			
Flow Chart		IDMO	ode ON FF (38h) ode OFF							Con Para Di Ad M Seq	gend nmand ameter splay ction lode uential nsfer		



IDMON (39h): Idle Mode ON

39H		IDMON (Idle Mode ON)												
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
			Wiot	2100										
Command	0	1	1	Х	0	0	1	1	1	0	0	1	39	
Parameter	NO PAR	AMETER	₹											
	This com	mand ca	auses the	display m	odule t	o entei	· Idle M	lode.						
	In Idle M	lode, co	lor expre	ssion is re	duced	. Coloi	rs are	shown	on th	e displ	lay dev	/ice us	sing the	
				nd B color								\wedge		
		M	emory						11	anel F	isplay	//		
		I IVI	eniory						1 [aner	ispiay	12. 2		
							7/							
							V							
Danamintian								-		-			-53	
Description	_													
								-				_	-	
	80	0 8 1						0	4	d d	0.0	V 6		
	Color	r R7		13 R2 R1 R0)) (67 G6 G5	5 G4 G3	G2 G1 (30	B7 B6	B5 B4 E	33 B2 B1	B0	
	Black		(0xxxx)	$\overline{}$	//		(XXXXX				0XXXXX			
	Blue Red	 	13XXXX	$\overline{}$			XXXXX XXXXXX				1XXXXX			
	Magent	а	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\overline{}$			(XXXXX				1XXXXX			
	Green		QXXXXX				(XXXXX				0XXXXX			
	Yellov		0XXXXX				XXXXX XXXXXX				1XXXXX			
	White		1XXXXX				(XXXXX				1XXXXX			
Restriction	This com	mand ha	as no effe	ct when m	odule i	s alrea	dy in id	dle on	mode.					
))			Stat	us			,	Availab	oility				
		No	rmal Mod	le On, Idle	Mode	Off, Sle	еер Ои	ıt	Yes	;				
Register Availability		Normal Mode On, Idle Mode On, Sleep Out Yes												
Avaliability		Pa	rtial Mod	e On, Idle	Mode (Off, Sle	ep Ou	t	Yes	;				
		Pa	rtial Mod	e On, Idle	Mode (On, Sle	ep Ou	t	Yes	;				
		Sleep In Yes												








COLMOD (3Ah): Interface Pixel Format

ЗАН	, ,		- FIXELL		IOD (Ir	nterfac	e Pixe	I Form	at)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	1	0	1	0	ЗА
1 st parameter	1	1	↑	Х	0	D6	D5	D4	0	D2	D1	D0	66
	This com	mand se	ts the pix	el format f	or the I	RGB im	nage da	ata use	ed by th	ne inter	face.		
	Bits I	D[6:4] –	DPI Pixel	Format D	efinitio	n						^	
	Bits I	D[2:0] –	DBI Pixel	Format D	efinitio	n			1			//	
			03 are not					^		\//	<i>\</i>		
			face, eith	er DBI or l	DPI, is	not use	ed ther	othe co	acusespo	pholing	bits in	the par	ameter
Description	are ignore		iace Colo	or Format		D6/D2($\frac{1}{\sqrt{D}}$	5/D1		/D0			
Description	Conti	Re	eserved	71 TOTTILAL		0		0	\)			
			eserved eserved			8		7	(<u>1</u>			
		Re	eserved			0		1	,	1			
	16		eserved (65,536 d	colors)		1	$\stackrel{\searrow}{\searrow}$	0	,) 1			
	18		(262,144 eserved /	colors)	//	1//	_	1	()			
			\wedge))	\			l				
Restriction	There is r	no visible	effect un	itil the Fran	ne Me	mory is	writte	n to.					
				// \									
				Stat	tus			<i>A</i>	Availab	oility			
	(·	No	rinal Mod	le On, Idle	Mode	Off, Sle	еер Оц	ıt	Yes	1			
Register		No	rmal Mod	le On, Idle	Mode	On, Sle	еер Оц	ıt	Yes	1			
Availability		Pe	ırtial Mod	e On, Idle	Mode (Off, Sle	ep Ou	t	Yes				
		Pa	ırtial Mod	e On, Idle	Mode (On, Sle	ep Ou	t	Yes	1			
))			Slee	p In				Yes	i			
				Status				Def	ault Va	alue			
Default			Pow	er On Sec	quence				66h				
				SW Rese	et				66h				
				HW Rese	et				66h				







RAMWRC (3Ch): Write_Memory_Continue

3CH				W	/rite_N	lemory	y_Con	tinue					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	1	1	0	0	3C
1 st parameter	1	1	↑	D1[158]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	xx
X st parameter	1	1	↑	Dx[158]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	DXQ	Dx[1]	Dx[0]	xx
N st parameter	1	1	1	Dn[158]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	DU31	DO[1]	Øn[0]	xx
	This con	nmand t	ransfers	image dat	a from	the h	nost nr	or desc	hr ho th	ne disr	olav m	odule's	frame

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write memory start command.

If MV(36h-B5) = 0:

Data is written continuing from the pixel location after the write range of the previous RAMWR(2Ch) or RAMWRC(3Ch). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reserved SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Description

If MV(36h-B5) \(\geq 1\):

Data is written continuing from the pixel location after the write range of the previous RAMWR(20h) or RAMWRC(3Ch). The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.



	E W A W (BC) WELODE (
	Frame Memory Access and Interface setting (B3h), WEMODE=1
	When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page
	number will be reset, and the exceeding data will be written into the following column and page.
	A Memory Write should follow a CASET(2Ah), RASET(2Bh) or MADCTR(36h) to define the write
Restriction	location. Otherwise, data written with RAMWR(2Ch) and any following RAMWRC(3Ch)
1100011011011	commands is written to undefined locations.
	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Steep Out Yes
	Sleep In Yes
	Status Default Value
5 ()	Power On Sequence Contents of memory is set randomly
Default	SW Reset Contents of memory is not cleared HW Reset Contents of memory is not cleared
	Gomente di momery la not dicarda
	RAMW(RC(3Ch) Legend
	Command
	Parameter
	mage Data Display
	D1[B:0],D2[B:0]Dn[B:0]
Flow chart	Mode
((
	Any Command Sequential transfer



RAMRDC (3Eh): Read_Memory_Continue

KAIVIN	(3En) : F		=11101 y_C	ontinue									
3EH				Re	ad_Me	emory	_Conti	nue					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	1	1	1	0	3E
1 st parameter	1	1	1	х	х	Х	х	х	х	х	х	Х	х
2 nd parameter	1	↑	1	D1[158]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	xx
X st parameter	1	1	1	Dx[158]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	RX31	Dx[2]	DX[]}	Dx[0]	xx
N st parameter	1	1	1	Dn[158]	Dn[7]	Dn[6]	Dn[5]	Pind	Dn[3]	Dn[2]) Dn[1]	Dn[0]	XX
Description	This common processor read_mem If MV(36h-I Pixels are RAMWR(2) from the frame register is memory unanother could find the frame theorems are command. A Memory location. On is written to the frame reserved the frame theorems are command.	continuitory_start 35) = 0: read (Ch) or F ame menthen reserved then reserved to SP are column	continuing RAMWRC and the congister equals to so the congister equals to so the condition of the condition o	from the local start and the page register by a CASI itten with	e pixe e column region	following follow	ation a pister is quals the sincre are is the ented. EC) value SET(2E	after the sthen he Endemente EP) value or EP after the en increase and the entire the en	vious ne rea increm d Colur d. Pixe ilue or ne rea emente (EP) are re the hos	read_n d range nented nn (EC els are the ho d range ad and value. ad fror st proc	ge of and post produced from the freesors.	the prixels are reader regarde	revious re read column e frame sends revious ad from gister is nemory another




	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In Yes
	Status Default Value
Default	Power On Sequence Contents of memory is set randomly
Derault	SW Reset Contents of memory is not cleared HW Reset Contents of memory is not cleared
Flow chart	Dummy Read Command Parameter Display Action Mode Sequential transfer



TESLWR (44h): Write Tear Scan Line

44H				TE	ESLWR ((Write	Tear S	can lir	ne)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	1	0	0	0	1	0	0	44
1 st parameter	1	1	↑	xx	0	0	0	0	0	0	0	STS[8]	00
2 nd parameter	1	1	1	xx	STS[7]	STS[6]	STS[5]	STS[4]	STS[3]	STS[2]	STS[1]	STS[0]	00
Description	display The Teamode. Vertical	reaches aring Eff	cale	The TE	signal is	not af	fected that d	by cha escribe tvdl	anging es the	set ac	dorese g Ette	priode et Outp	bit B4.
Restriction	-												
		Status Availability Normal Mode On Idle Mode Off, Sleep Out Yes											
		$\langle \leftarrow \rangle$	\checkmark						Υe				
Register Availability			orinal Mo						Υe				
		$\backslash \backslash \vdash$	artial Mo						Υe				
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	artial Mo	de On, I	dle Mode	e On, S	leep O	ut	Ye	es			
		Sleep In Yes											
Default			Po	ower On SW F	atus Sequend Reset Reset	ce	STS N	efault \ [8:0]=9 o chan [8:0]=9	'h000 ge				







TESLRD (45h): Read Tear Scan Line


45H				TE	SLRD (Read T	ear So	can Lir	ne)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	1	0	0	0	1	0	1	45
1 st parameter	1	↑	1	x	х	х	х	х	х	х	х	х	x
2 nd parameter	1	1	1	XX	0	0	0	0	0	0	0	GTS[8]	0x
3 rd parameter	1	↑	1	xx	GTS[7]	GTS[6]	GTS[5]	GTS[4]	GTS[3]	GTS(2)	GTS[1]	GTS[0]	xx
Description	number scan lin	of scan	turns the lines on a ned as the Mode, the	a display e first lin	device e of V-S	is defir ync and	ned as d is der	VSYN	C + VE s Line	P + V	. / '	rige The	e total ne first
Restriction	-					<				\rightarrow			
Register Availability		N	ormal Mo ormal Mo Partial Mo	de On, I	dle Mode	e On S	Jeep C	Out	Availa Ye Ye Ye Ye Ye	es es es			
Flow Chart				get_sc Wait : Dummy d 1st parame	Read ter GTS[9:0]	 - - -			Acti	neter splay			



WRDISBV (51h): Write Display Brightness

51H					WRDIS	BV (Wri	ite Disp	lay Brig	htness)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	1	0	1	0	0	0	1	51
1 st parameter	1	1	↑	х	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	00
Description		nciple re		-		ness valuue mean		vest brigh	atness an	d FFNV8	alue mea	ns the hi	ghest
Restriction	The di	e display supplier cannot use this command for tuning											
		Status Availability											
			Status Availability Mormal Mode On, Idle Mode Off, Sleep Out Yes										
Register Availability			Morna	a Mode	On, Idle	Mode (On, Slee	p Out	Υe	es			
Availability	(1	Pagis	Møde	On, Idle	Mode C	off, Sleep	Out	Ye	es			
			Partia	al Mode	On, Idle	Mode C	n, Sleep	o Out	Ye	es			
		Sleep In Yes											
	~												
))	Status Default Value											
Default				Powe	r On Se	quence			00h	ı			
		SW Reset 00h											
		HW Reset 00h											







RDDISBV (52h): Read Display Brightness Value

52H			F	RDDISBV	(Read	Displa	ay Brig	ghtnes	ss Valu	ue)			
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	1	0	1	0	0	1	0	52
1 st parameter	1	↑	1	Х	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	00
	This cor	mmand re	eturns brig	htness valu	ıe.								
Description		ciple relat brightnes		that 00h	value r	neans	the low	vest bri	ghtness	s and I	FFh va	lue mea	ans the
Restriction	-								1				
								\wedge		$\sqrt{}$	\searrow		
				S	tatus				Ava	ailabilit	у		
		٨	lormal M	ode On, Id	dle Mo	de Off,	Sleep	Spit		es			
Register		N	lormal M	ode On, Id	dle Mo	de On,	Sleep	Out	>	Yes			
Availability		F	Partial Mo	ode On, Ic	lle Mod	de Off,	Sleep	O ut		Yes			
		F	Partial Mo	ode Ort, K	lle Mod	On,	Sheep	Out		Yes			
				SI	eep (n	//	>			Yes			
			7										
				Status				De	efault \	/alue			
		\sim	Pow	rei On Sed	quence)			00h	1			
Default				SW Res	et				00h	1			
	1		<u> </u>	HW Res	et				00h	l			
Flow Chart	Send	d parameter	<u> </u>	<u>Io</u> st river	Pi Si	egend ommand arameter Display Action Mode equentia ransfer							



WRCTRLD (53h): Write CTRL Display

DCX RDX WRX D15-8 D7 D6 D5 D4 D3 D2 D1 D0 Command 0 1 ↑ x 0 1 0 1 0 0 1 1 If parameter 1 1 ↑ x 0 0 BCTRL x DD BL x x This command is used to control ambient light, brightness and gamma setting. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming-effect (according to 00 bit). BCTRL DESCRIPTION LEDPWM Pin DESCRIPTION LEDPWMPin DOME LEDPWPOL="0": keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (%) LEDPWPOL="1"; keep low (non-lit) LEDPWPOL="1"; keep low (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; keep ligh (non-lit) LEDPWPOL="1"; PWM output (lit) The display supplier cannot use this command for tuning Status Availability	Н				WRC	TRLD (White C	TRL Dis	splay)					
This command is used to control ambient light, brightness and gamma setting. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to 00 bit). BCTRL DESCRIPTION LEDPWM Pin DESCRIPTION LEDPWMAN O Off, DBV[7:0] and KBV[7:0] are 00h. LEDPWPOL="0": keep low (0%) DBV[7:0] and KBV[7:0] are active LEDPWPOL="1"; keep low (0%) LEDPWPOL="1"; keep high (0%) LEDPWPOL="1"; keep high (0%) LEDPWPOL="1"; keep high (0%) LEDPWPOL="1"; keep high (0%) LEDPWPOL="1"; keep high (non-lit) LEDPWPOL="1"; keep high (lit) LEDPWPOL="1"; keep high (lit) LEDPWPOL="1"; keep high (lit) LEDPWPOL="1"; keep high (lit) LEDPWPOL="1"; keep high (lit) LEDPWPOL="1"; PWM output (lit) The dimming function is anapted to the brightness registers for display when bit BCTRL is changed at DD="1" and BCTRL or 1→0.	1	DCX RI	DX WR	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
This command is used to control ambient light, brightness and gamma setting. BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to 00 bit). BCTRL DESCRIPTION LEDPWM Pin DESCRIPTION LEDPWMAPN 0 Off, LEDPWPOL="0": keep low (0%) DBV[7:0] and KBV[7:0] are 00h. LEDPWPOL="0": keep low (0%) LEDPWPOL="0": keep low (0%) LEDPWPOL="0": keep low (0%) DBV[7:0] and KBV[7:0] are active LEDPWPOL="0": keep low (high level is duty) DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is off 1 Display dimming is off 1 Display dimming is on BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off display brightness is turned off without gradual dimming, evidimming on (DD="1") is selected. BL DESCRIPTION 0 Off LEDONPOL="0": keep low (non-lit) LEDPWPOL="0": keep ligh (lit) LEDPWPOL="0": keep ligh (lit) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1", act BCTRL or 1 or 1 - 0.	nand	0	1 ↑	х	0	1	0	1	0	0	1	1	53	
BCTRL: Brightness Control Block On/Off The BCTRL bit is always used to switch brightness for display with dimming effect (according to 00 bit). BCTRL DESCRIPTION LEDPWM Pin DESCRIPTION LEDPWMAPIN 0 Off, LEDPWPOL="0": keep low (%) DBV[7:0] and KBV[7:0] are 00h. LEDPWPOL="1"; keep high (by) 1 On, DBV[7:0] and KBV[7:0] are active LEDPWPOL="4"; keep high (by) DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is off 1 Display dimming is off 1 Display dimming is on Description BL: Backlight Control On/Off without Divorting Effect When BL bit change from "On" 16 "Off", display brightness is turned off without gradual dimming, evidimming on (DD="1") is selected. BL DESCRIPTION 1 LEDDWPOL="0": keep low (non-lit) LEDPWPOL="0": keep high (lit) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1" is a BCTRL on 1 or 1—0. Restriction The display supplier cannot use this command for tuning	meter	1 '	1 ↑	х	0	0	BCTRL	х	DD	BL	х	х	00	
The BCTRL bit is always used to switch brightness for display with dimming-effect (according to 00 bit). BCTRL DESCRIPTION LEDPWM Pin DESCRIPTION LEDPWM Pin Description LEDPWPOL="0": keep low (0%) LEDPWPOL="0": keep low (0%) LEDPWPOL="1": keep low (0%) LEDPWPOL="1": keep low (0%) LEDPWPOL="1": keep low (0%) LEDPWPOL="1": keep low (0%) LEDPWPOL="1": keep low (0%) LEDPWPOL="1": keep log (0%) LEDPWPOL="1": keep log (0%) LEDPWPOL="1": keep log (0%) LEDPWPOL="1": keep log (0%) LEDPWPOL="1": keep log (0%) LEDPWPOL="1": PWM output (low level is duty) DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is on BL: Backlight Control On/Off without Divorting Effect When BL bit change from "On" to "Ons, display brightness is turned off without gradual dimming, evidimming on (DD="1") is selegted. BL DESCRIPTION 1 LEDON Pin 1 Don LEDPWPOL="0": keep low (non-lit) LEDPWPOL="1": keep high (non-lit) LEDPWPOL="1": keep high (lit) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1" as BCTRL 0 1 or 1 → 0. Restriction The display supplier cannot use this command for tuning		This comm	nand is use	d to contr	ol ambier	nt light, b	rightness	and gam	ma settir	ng.		•		
BCTRL DESCRIPTION LEDPWM Pin 0 Off, DBV[7:0] and KBV[7:0] are 00h. LEDPWPOL="0": keep low (Ve/s) LEDPWPOL="1"; keep high (Ve/s) LEDPWPOL="1"; keep high (New Light) (Nigh level is duty) DBV[7:0] and KBV[7:0] are active LEDPWPOL="1"; PWM output (Nigh level is duty) LEDPWPOL="1": PWM output (Nigh level is duty) LEDPWPOL="1": PWM output (Nigh level is duty) DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is off 1 Display dimming is on BL: Backlight Control On/Off without Dhoming Effect When BL bit change from "On" 16 "Ons display brightness is turned off without gradual dimming, evidimming on (DD="1") is selected. BL DESCRIPTION LEDPWPOL="1": keep high (non-lit) LEDPWPOL="1": keep high (non-lit) LEDPWPOL="1": PWM output (lit) LEDPWPOL="1": PWM o		BCTRL: Br	rightness C	ontrol Blo	ck On/Of	ff								
0 Off, DBV[7:0] and KBV[7:0] are 00h. 1 On, DBV[7:0] and KBV[7:0] are 20h. 1 EDPWPOL="1"; keep high (0%) LEDPWPOL="1"; keep high (0		The BCTR	L bit is alw	ays used	to switch	brightne	ss for disp	olay with	dimming	effect (a	deolding	to DD bi	t).	
DBV[7:0] and KBV[7:0] are 00h. 1 On, DBV[7:0] and KBV[7:0] are active LEDPWPOL="1"; keep high (by) LEDPWPOL="1"; keep high (by) LEDPWPOL="1"; PWM output high level is duty) DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is off 1 Display dimming is on BL: Backlight Control On/Off without Dhoming Effect When BL bit change from "On" to "On", display brightness is turned off without gradual dimming, evidimming on (DD="1") is selected. BL DESCRIPTION 0 Off LEDON Pin 1 On LEDONPOL="0": keep low (non-lit) LEDPWPOL="1": keep high (non-lit) LEDPWPOL="1": keep high (lit) LEDPWPOL="1": PWM output (lit) The dimming function is anapted to the brightness registers for display when bit BCTRL is changed at DD="1" by BCTRL or 1 → 0.				TION LE	DPWM Pi	in								
1 On, DBV[7:0] and KBV[7:0] are active LEDPWPOL='0': PWM output (high level is duty) DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is off 1 Display dimming is on BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off", display brightness is turned off without gradual dimming, evidimming on (DD="1") is selected. BL DESCRIPTION 1 LEDON Pin 1 On LEDONPOL="0": keep low (non-lit) LEDPWPOL="1": keep high (int) LEDPWPOL="1": keep high (int) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1" sq. BCTRL 0 1 or 1→0.	(0	- ,	and KB\/ľ	7·∩] are ()Oh	LEDPWF	POL="0":	keep low	(0%)//	\			
DD: Display Dimming Control On/Off DD DESCRIPTION 0 Display dimming is off 1 Display dimming is on BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off" display brightness is turned off without gradual dimming, evidimming on (DD="1") is selected. BL DESCRIPTION LEDON Pin 0 Off LEDONPOL="0": keep low (non-lit) LEDPWPOL="1": keep high (non-lit) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1 on BCTRL 0 1 or 1 → 0.	1	1	On,	_	_		LEDPWF	OL=70"/	PWM out	tpul (hiah	level is	duty)		
DD DESCRIPTION 0 Display dimming is off 1 Display dimming is on BL: Backlight Control On/Off without Dimming Effect When BL bit change from "On" to "Off" display brightness is turned off without gradual dimming, evo			DBV[7:0]	and KBV[7:0] are a	active	LEDPWF	OZ X:	YVIVI OUI	iput (low	ievei is d	iuty)		
Description BL: Backlight Control On/Off without Directions on BL: Backlight Control On/Off without Direct		DD: Displa	y Dimming	Control C	On/Off			` `		v				
Description BL: Backlight Control On/Off without Directing Effect When BL bit change from "On" to "Off" display brightness is turned off without gradual dimming, even dimming on (DD="1") is selected. BL DESCRIPTION LEDON Pin 0 Off LEDONPOL="0": keep low (non-lit) LEDPWPOL="1": keep high (inon-lit) LEDPWPOL="1": even high (lit) LEDPWPOL="1": PWM output (lit) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1" and BCTRL of 1 or 1→0. Restriction The display supplier cannot use this command for tuning					.,		~		\rightarrow					
BL: Backlight Control On/Off without Dimining Effect When BL bit change from "On" to "Off" display brightness is turned off without gradual dimming, evolution and the dimming on (DD="1") is selected. BL DESCRIPTION LEDON Pin 0 Off LEDONPOL="0": keep low (non-lit) LEDPWPOL="1": keep high (non-lit) LEDPWPOL="1": PWM output (lit) LEDPWPOL="1": PWM output (lit) The dimming function is adapted to the brightness registers for display when bit BCTRL is changed at DD="1". ExpBCTRL: 0 1 or 1→0. Restriction The display supplier cannot use this command for tuning		_				\wedge	16	=	>					
	<u> </u>	When BL I dimming or BL 0 1	bit change n (DD="1") DESCRIP Off On ing function	from "On is selected TION.	of to the l	display	LEDON F LEDONF LEDPWF LEDPWF LEDPWF	Pin OL="0": POL="1": POL="0": POL="1":	keep low keep high keep high PWM out	(non-lit) n (non-lit) n (lit) put (lit)				
Status Availability	ction	The displa	supplie	r cannot	use this	comma	and for tu	ıning						
Status Availability			, <u> </u>								1			
	()))			Sta	ntus			Availa	ability				
Normal Mode On, Idle Mode Off, Sleep Out Yes	\Rightarrow		Norm	nal Mode	On, Idle	e Mode	Off, Slee	p Out	Υe	es				
Register Normal Mode On, Idle Mode On, Sleep Out Yes														
Availability Partial Mode On, Idle Mode Off, Sleep Out Yes	bility													
Partial Mode On, Idle Mode On, Sleep Out Yes														
Sleep In Yes					Slee	ep In			Ye	es				




	Status	Default Value	
Default	Power On Sequence	00h	
Derault	SW Reset	00h	
	HW Reset	00h	
Flow chart	WRCTRLD (53h) BCTRL, DD, BL New Control Value	Comm Param Displ Actio	eter ay on le



RDCTRLD (54h): Read CTRL Display Value

54H						F	RDCTRL	D					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1		х	0	1	0	1	0	1	0	0	54
1 st parameter	1	↑	1	Х	0	0	BCTRL	Х	DD	BL	х	х	00
	This co	mmand	is used	to contro	ol ambier	nt light, b	rightness	and gam	ma settir	ng.			
	BCTRL	.: Brightr	ness Co	ntrol Blo	ck On/Of	f							
	The BC	CTRL bit	is alwa	ys used t	o switch	brightne	ss for disp		\	<i>'</i>	conding	to DD bi	t).
	BCTRL 0	DES Off.	SCRIPT	ION LED	PWM Pi		DESCRIF LEDPWF						
	0		/[7:0] a	nd KBV[7	7:0] are 0	00h.	LEDPWF	OL="1"	keep higl	n \0\% /	\searrow		
	1	On, DB\	/[7:0] a	nd KBV[7	7:0] are a	active	LEDPWF LEDPWF	OL=707. OL=7(":	PWM OUT PWM OUT	tpuil(Inigh Dut (Iow	level is d	duty) uty)	
	DD: Di:	splay Dir	nming (Control C	n/Off					\nearrow			
	DD		CRIPT		,,			//	\rightarrow				
Description	1			nming is on ming is o		\rightarrow	16	\rightarrow	>				
	When dimmin BL 0 1 The dir	BL bit clang on (DI DES Off On onming tu	hange finance from the control of th	s selecte	d to the I	display	LEDON F LEDONP LEDPWF LEDPWF LEDPWF ss register	Pin OL="0": I OL="1": POL="0": POL="1":	keep low keep higl keep higl PWM ou	(non-lit) n (non-lit) n (lit) put (lit)			even if
Restriction	The dis	je velge	pplier	cannot	use this	comma	and for tu	ıning					
		<i>)</i> [Sta	itus			Availa	ability			
)		Norma	al Mode	On, Idle	Mode (Off, Slee	p Out	Ye	es			
Register			Norma	al Mode	On, Idle	Mode (On, Slee	p Out	Ye	es			
Availability			Partia	al Mode	On, Idle	Mode (Off, Sleep	Out	Ye	es			
			Partia	al Mode	On, Idle	Mode (On, Sleep	Out	Ye	es			
					Slee	p In			Ye	es			








WRCABC (55h): Write Content Adaptive Brightness Control

55H			V	VRCAB	C (Write	Conte	nt Adap	tive Bri	ghtness	Contro	l)		
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	1	0	1	0	1	0	1	55
1 st parameter	1	1	↑	х	0	0	0	0	0	0	C1	C0	00
Description Restriction	function are de	onality. ⁻ fined on	There is a table C1 0 0 1 1	possible	to use 4	different	CO 0 1	for conten		e image		n e de	:h
								·					
		- 1			Sta				Availa	ability			
				al Mode	+	//			Ye	es			
Register Availability			Norma	al Mode	On, Idle	Mode (On, Slee	ep Out	Ye	es			
Availability		\Diamond	Partie	Mode	On, Idle	Mode C	Off, Slee	p Out	Ye	es			
	<		Partia	al Mode	On, Idle	Mode C	On, Slee	p Out	Ye	es			
			<u> </u>	<i></i>	Slee	p In			Ye	es			
		<u> </u>	\rightarrow										
					Status				Default \	Value			
Default))			Powe	r On Se	quence			00h	1			
				(SW Res	et			00h	1			
				ŀ	HW Res	et			00h	1			








RDCABC (56h): Read Content Adpative Brightness Control

56H			RDCAE	BC (Read	Conte	nt Ad _l	pative	Brigh	tness	Contr	ol)		
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	1	0	1	0	1	1	0	56
1 st parameter	1	↑	1	Х	0	0	0	0	0	0	C1	C0	00
Description	functio		nere is po	ead the set ssible to ue below. CO 0 1 0				F L		adaptiv			
Restriction	-						<i>\rightarrow</i>						
Register Availability			formal M	ode On, Id ode On, Id ode On, Id	le Mod	de On, de Off,	Sleep	Out Out		Yes Yes Yes Yes Yes Yes	у		
Default			Pow	Status er On Sec SW Rese HW Rese	et	•		De	efault \ 00h 00h 00h				







WRCABCMB (5Eh): Write CABC Minimum Brightness

5EH						WI	RCABC	MB					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	1	0	1	1	1	1	0	5E
1 st parameter	1	1	↑	х	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	00
	This c	omman	d is use	d to set t	he minim	um brigh	tness val	ue of the	display f	or CABC	function		
Description	In prin	iciple rel	ationsh	ip is that	00h valu	e means	the lowes	st brightn	ess for C	ABCane	FFh valu	ue mean:	S
	the hig	ghest bri	ghtness	for CAB	SC.								
Restriction	-										\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
									, //	_//_	İ		
					Sta	tus			Availa	ability			
			Norma	al Mode	On, Idle	Mode (Off, Slee	p Qut	\\\Y\e	es			
Register			Norma	al Mode	On, Idle	Mode (Do, Stee	p Obt	> Ye	es			
Availability			Partia	al Mode	On, Idle	Mode C	M Slee	Out	Υe	es			
			Partia	al Mode	On, Idle	Mode C	n, Slee	Out	Υe	es			
				\mathcal{A}	Slee	hlda	> /		Υe	es			
				>//	$\overline{//}$	//							
					Status			I	Default \	/alue			
Default				Powe	r On Se	quence			00h	1			
	<	7	7	$\langle \vee \rangle$	SW Res	et			00h	l			
				-/ 	HW Res	et			00h	l 			
))								Leger	nd !		
			W	RCABCM	B(5Eh)					Comma	— ·		
				Ţ						Parame	eter		
Flow chart		_	Pa	rameter C	MB[7:0]	//				Display			
1 low onait		_		Ţ						Action	\prec :		
				Display L Value Lo		e)				Mode			
										Sequent transf			



RDCABCMB (5Fh): Read CABC Minimum Brightness


5FH						RI	CABCI	ИΒ					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	1	0	1	1	1	1	1	5F
1 st parameter	1	1	↑	х	CMB7	CMB6	CMB5	CMB4	CMB3	CMB2	CMB1	CMB0	00
					_		lue of CA			•			
	-	-	•			means t	he lowes	t brightne	ess for CA	ABC and	FFh valu	e means	
Description			-	for CAB					\(\frac{\cdot}{\cdot}\)				
				brightnes	s forCAE	BC specifi	ed with "	WRCABO	CMB Writ	e CABC	minininim	brightne	SS
D	(5Eh)"	commar	nd.					$\rightarrow \nearrow$	-//	$\frac{1}{2}$			
Restriction	-						•	$\langle \wedge \rangle$		90			
					Sta	tus			Availa	ability			
			Norma	al Mode	On, Idle	Mode (Xf, Stee	DO04	Ye	es			
Register			Norma	al Mode	On, Idle	: Mode (27), Slee	D Out	Υє	es			
Availability			Partia	al Mode	On, Idle	Mode C	off, Steel	Out	Υe	es			
			Partia	al Mode	n, Idle	Mode C	xx, Sleep	o Out	Υe	es			
				>//	Stee	p In			Υe	es			
			$\langle \langle$		//								
					Status				Default \	/alue			
Default	<	1	7	Powe	r On Se	quence			00h	1			
					SW Res	et			00h	l			
))		ŀ	HW Res	et			00h	l			
Flow chart		_		RDCABCI Send Pai	rameter		7			Comm Param Displa Actic Mod Seque	neter ay on e		



RDFCS (AAh): Read First Checksum

AAH					RE	OFCS (R	ead Fire	st Chec	ksum)				
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	The first checksum what has been calculated from "User Command Set include "Manufacture Command Set) and the frame memory after the write access to or frame memory has been done. Status Status Status Availability Availability Availability Availability Yes all Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes						AA			
1 st parameter	1	\uparrow	1	х	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	00
Description	regi	sters (not inclu	de "Manı	ıfacture (Command	d Set) and			^			
Restriction								last writ	e access	s dn "Us	er Comm	nand Set	" area
					Status					A	vailability	/	
		No	Normal Mode On, Idle Mode Off, Sleep Out Yes										
Register		No	Status Availability ormal Mode On, Idle Mode Off, Sleep Out Yes ormal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes										
Availability		Pa	ormal Mode On, Idle Mode Off, Sleep Out Yes artial Mode On, Idle Mode Off, Sleep Out Yes artial Mode On, Idle Mode On, Sleep Out Yes artial Mode On, Idle Mode On, Sleep Out Yes										
		Pa	artial M	ode Ork	Idle Mod	de gn, S	Sleep Ou	ıt			Yes		
				△	Sleep m	//					Yes		
		· · · ·	$\langle \langle \langle \rangle \rangle$		1								
				Status						Default V	Value		
Default /		Power On Sequence 00h											
		S/W Reset 00h											
		H/W Reset 00h											
)												








RDCFCS (AFh): Read Continue Checksum

AFH					RDCF	CS (Re	ad Cont	inue Ch	ecksun	1)			
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	The first ime. The first ime.							AF		
1 st parameter	1	\uparrow	1	Availability Status Status Availability Status Status Availability Availability Availability Availability Yes all Mode On, Idle Mode Off, Sleep Out All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes All Mode On, Idle Mode Off, Sleep Out Yes							00		
Description	che	cksum	has cal	culated fr	om "Usei	Comma	nd Set" a	rea regis	ters and	^	-		
Restriction				-) / /	s dovue	er Comm	nand Set	" area
		No	ormal M	ode On,		de Off	Sleep Or	***		Av		Į.	
Register		No	Status Status Availability Ormal Mode On, Idle Mode Off, Sleep Out Yes Ormal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes										
Availability		Pa	Status Status Availability Ormal Mode On, Idle Mode Off, Sleep Out Ormal Mode On, Idle Mode Off, Sleep Out Artial Mode On, Idle Mode Off, Sleep Out Yes artial Mode On, Idle Mode On, Sleep Out Yes Artial Mode On, Idle Mode On, Sleep Out Yes Artial Mode On, Idle Mode On, Sleep Out Yes Artial Mode On, Idle Mode On, Sleep Out Yes Artial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes										
		Pa	Fartial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes										
			/	?	Sleep m	//					Yes		
		· · · ·	$\langle \langle \langle$	\nearrow	1								_
				Status						Default V	Value		
Default /		Power on Sequence 00h											
((S/W Reset 00h											
		H/W Reset 00h											
)												







RDID1 (DAh): Read ID1


DAH							RDID	1							
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	х	1	1	0	1	1	0	1	0	DA		
1 st parameter	1	↑	1	х	x 1 1 0 1 1 0 1 0 E										
Description	This	read b	yte iden	tifies the	TFT LCD	module'	s manufa	cture ID.		^					
Restriction	-														
	_	_										//_			
					Status					A	vailability	/			
		No	rmal M	lode On,	Idle Mo	de Off, \$	Sleep Ou	ıt /		//	Yes				
Register		No	ormal M	lode On,	Idle Mo	de On, S	Sleep Q	,i(\ \		▽ ,	Yes				
Availability		Pa	artial M	ode On,	Idle Mod	de Off, S	Sleep Ou	rt //			Yes				
		Pa	artial M	ode On,	Idle Mod	de On, S	Sleep Qu		>		Yes				
				;	Sleep In		\nearrow				Yes				
						$\overline{}$									
						<u> </u>	\checkmark								
					Status					De	efault Va	lue			
Default				Powei	on Sec	uence					00h				
Derault		<		\ !	SW Res	et					00h				
		($\langle \rangle$	HW Res	et					00h				
		7/	$\overline{}$	<u> </u>											
((-	\rightarrow							Lege	end]			
]]		RDID1	(DAh)					Comm					
((.	\int_{0}^{∞}			Send Pai	rameter	7			_	Param	eter	 - - -			
Flow Chart				ID1[7	7:0]				<	Displa					
Flow Chart									\ \ \ \	Actio	=				
										Mod	$\overline{}$! !			
										Seque trans	ntial sfer	!			
									L			<u>!</u>			



RDID2(DBh): Read ID2

DBH							RDID	2					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	1	0	1	1	DB
1 st parameter	1	↑	the table of the table of the table of the table of table				ID22	ID21	ID20	00			
Description	mad	le to the	DX WRX D15-8 D7 D6 D5 D4 D3 D2 D1 D0 F				sion is						
Restriction	-	Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes											
Register Availability		No Pa	ormal M	ode On,	Idle Mo	de Opr, se on, se	Sleep Or	#	>	A	Yes Yes Yes Yes	/	
			((Status				A				/TP
Default		77		Power	On Sec	quence			М	ITP Valu	ie	80h	
			\rightarrow	5	SW Res	et			M	ITP Valu	ie	80h	
		<u> </u>		ŀ	HW Res	et			M	ITP Valu	ie	80h	
)) 												







RDID3(DCh): Read ID3


DCH							RDID	3					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	1	1	0	0	DC
1 st parameter	1	↑	1	x								ID30	00
Description	This	param	eter rea	d byte ide	entifies th	e TFT LC	D modul	e/driver.		^			
Restriction	-									_		\wedge	
									>	A		У	
								$\rightarrow \rightarrow$		//			
Register Availability		No	ormal M	lode On,	Idle Mo	de On, S	Sleep Q	lt,		$\overline{}$	Yes		
Availability							\leftarrow	$\rightarrow \rightarrow \rightarrow$			Yes		
		Pa	artial M	ode On,	Idle Mo	de On E	Sleep Qu	it	>		Yes		
					Sleep In	$\langle \langle \rangle \rangle$		\nearrow			Yes		
						11	$\bigvee /$	<u> </u>					
										De	efault Va	lue	
					Status				А	fter MTI	P	Before N	/ITP
Default		<		Rower	r On Sed	quence			M	ITP Valu	ie	00h	
	\	7			SW Res	et			М	ITP Valu	ie	00h	
((1		ŀ	HW Res	et			M	ITP Valu	ie	00h	
Flow Chart		<i>)</i>	[RDID30	rameter	7				Comm Param Displa Action Mod Sequentrans	nand neter nay		




IFMODE (B0h): Interface Mode Control

В0Н							IFMO	DE					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	0	1	1	0	0	0	0	В0
1 st parameter	1	↑	1	х	SDA_E N	Х	х	х	VSPL	HSPL	DPL	EPL	xx
	EPL	: DE po	plarity ("()"= High e	enable for	r RGB int	erface, "	1"=Low e	nable for	RGB inte	erface)	^	
	DPL	: PCLK	polarity	set ("0"=	data fetcl	hed at the	e rising tii	me, "1"=c	lata fetck	ed at the	fallingting	ne)	
				arity ("0"=					. / /	\ \ / /	\		
	VSP	L: VSY	NC pola	arity ("0"=	Low leve	l sync clo	ock, "1"=	High leve	l'syneck	ck)			
	CD V	ENL 2	or 4 win	e serial ir	otorfooo a	alaatian	^	\langle / \rangle		// v			
				e senarii I and DOl				re serial i	nterface				
				/SDA pin		^	1		\	T pin is n	ot used.		
		_ _EN=0		•	•		\wedge			•			
				1		No.	mand	>		Read	l Data	1	
		(esx –	\ <u>\</u>			\checkmark	•				-	
		S	SCL _	$\nearrow \nearrow$				\sqcap					
		ח	vcx(1/4								
Description		<	()		\longrightarrow								_
		DINÆ		D7	/ \ D6 \ D5	5 X D4 X D	3 D2 X I	D1 X D0					
		1/2	767					X _I	D7 \ D6 \ \	D5 \ D4 \	D3 D2	D1 D0	
1 ((SDA	_EN=		ı				ı				ı	
	SDA					Com	ımand			Read	l Data		
				_ -		Con						-	
))	S	SCL —										
			_										_
			/CX _										_
		DINÆ	SDA _	D7	X D6 X D5	5 X D4 X D	3 X D2 X I	D1 X D0 }					_
		DIN/S				Hi - Z			D7 X D6 X :	D5 X D4 X	D3 \ D2 \	D1 X D0	_
		DC	DUT			nl-∠							











FRMCTR1 (B1h): Frame Rate Control (In Normal Mode/Full Colors)

B1H			ı	RMCT	ΓR2 (Fr	ame Ra	ate Co	ntrol (ir	Idle M	ode/8	Colors)		
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	0	1	1	0	0	0	1	B1
1 st Parameter	1	1	↑	х	FRS3	FRS2	FRS1	FRS0	0	0	DIVA1	DIVA0	xx
2 nd parameter	1	1	↑	х	0	0	0	RTNA4	RTNA3	RTNA2	RTNA1	RTNA0	Xx
	FRS	[3:0]:	Sets t	he fran	ne frequ	iency o	f full co	olor norn	nal mod	de.		^	
		RT	NB[3:0	0]	Frame	rate(Hz	2)		RTNB[4:0]	Fram	e rate(H	Hz)
			0000		;	28			1000)		50	
			0001		;	30			1001			56	
			0010		;	32			1010)		62	
			0011		;	34			1011			70	
			0100			36			1100			81	
			0101			39			1101			96	
			0110			42			1110			117	
			0111			46		, L	1111			117	
Description	‹			>	DIV 0 0	A[1:0] 0 1 0		f	sion Rat fosc osc/2 osc/4	io			
•	1	=	7/ ,	> [1	1		f	osc/8				



	KTNA [4.0]	: RTNA[4:0] is used to	set 1H (line) period o	of Idle mode	e at CPU interface.
	RTN	IB[4:0] Clock per L	ine RT	NB[4:0]	Clock per Line
	00	0000 Setting prohil	bited 1	10000	16 clocks
	00	0001 Setting prohil	bited 1	10001	17 clocks
	00	0010 Setting prohil	bited 1	10010	18 clocks
	00	0011 Setting prohil	bited 1	10011	19 clocks
	00	0100 Setting prohil	bited 1	10100	20 clocks
	00	0101 Setting prohil	bited 1	10101	21 clocks
	00)110 Setting prohil	bited 1	10110	22 clocks
	00)111 Setting prohil	bited 1	10111	23 clocks
	01	000 Setting prohil	bited 1	11000	24 clocks
	01	001 Setting prohil	bited 1	11001	25 clocks
	01	010 Setting prohil	bited 1	11010	26 clocks
	01	O11 Setting prohil	bited 1	11011	27 clocks
	01	100 Setting prohil	bited 1	11100	28 clocks
	01	101 Setting prohil	bited 1	11101	29 clocks
	01	110 Setting prohil	bited 1	11110	30 clocks
	01	111 Setting prohil	bited 1	11111	31 clocks
Restriction			*		
		St	tatus	Ava	ailability
•		Normal Mode On, Id	le Mode Off, Sleep C	Out	Yes
		Normal Mode On, Id	le Mode On, Sleep C	Out	Yes
Register Availability		Partial Mode On, Idl	e Mode Off, Sleep O	out	Yes
	<i>))</i>	Partial Mode On, Idl	e Mode On, Sleep O	out	Yes
		Sle	eep In		Yes
		Status	Defaul DIVA[1:0]	t Value RTNA	\[4:0]
		Power On Sequence	2'b00	5'b10	
Default		1 ower on sequence			l



FRMCTR2 (B2h): Frame Rate Control (In Idle Mode/8 Colors)

B2H FRMCTR2 (Frame Rate Control (in Idle Mode/8 Colors))											ors))		
БΖП						l		I		I	T T		
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HE.
Command	0	1	1	Х	1	0	1	1	0	0	1	0	B2
1 st Parameter	1	1	↑	х	0	0	0	0	0	0	DIVB1	DIVB0	Xx
2 nd parameter	1	1	↑	х	0	0	0	RTNB4	RTNB3	RTNB2	RTNB1	RTNB0	X
	Sets t	he divis	ion ratio	o for inte	rnal cl	ocks (of Idle	mode a	t CPU i	nterfac	34		•
	DIVB	[1:0] : d	livision i	ratio for i	nterna	al cloc	ks wh	en Idle i	mode(\	``			
		DIVB[1:0] Division Ratio											
		0 0					/ło:	$\overline{}$	\overline{A}	~			
				0		1		fos	-	$\angle A$			
				1		0	$\langle \rangle$	fos	Ç/AL				
				1		<u>}~</u>		fos	11				
					\wedge	//		<i></i>					
	RTNB	[4:0] :	RTNB[4	l:0]isuşe	eq to s	set/¶H	l (liiqe)	period	of Idle r	node at	CPU in	iterface.	•
		RTNB	RTNB[4:0] Clock per Line RTNB[4:0] Clock per							er Line			
				Setting prohibited							- · · · · · ·		
		0000	00	Setting	prohib				10000	1	16 cl		
		0000		Setting Setting		oited				,		ocks	
	_		01		prohib	oited			10000		16 cl	ocks ocks	
Description		0000	01 10	Setting	prohib	oited oited			10000		16 cl	ocks ocks ocks	
Description		0000	01 10 11	Setting Setting	prohik prohik prohik	oited oited oited			10000 10001 10010		16 de	ocks ocks ocks	
Description		0000 000° 000° 0010	01 10 11 11 00	Setting Setting Setting Setting Setting	prohik prohik prohik prohik	pited pited pited pited pited pited pited pited pited	-		10000 10001 10010 10011 10100 10101		16 cl 17 cl 18 cl 19 cl 20 cl	ocks ocks ocks ocks ocks ocks	
Description		0000 0000 0000 0010 0010	01 10 11 10 00 01	Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib	pited pited	-		10000 10001 10010 10011 10100 10101 10110		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl	ocks ocks ocks ocks ocks ocks ocks	
Description		0000 000° 0010 0010 001°	01 10 11 00 01 10	Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib	pited pited pited pited pited pited pited pited pited pited pited	- - - - -		10000 10001 10010 10011 10100 10101 10110		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 0000 0000 0010 0010 0011	01 10 11 00 01 10 11	Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib	pited pited pited pited pited pited pited pited pited pited pited pited pited pited	-		10000 10001 10010 10011 10100 10110 10111 11000		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl 23 cl 24 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 000° 0010 0010 001°	01 10 11 00 01 10 11	Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib	pited pited pited pited pited pited pited pited pited pited pited pited pited pited	-		10000 10001 10010 10011 10100 10101 10110		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 0000 0000 0010 0010 0011	01 10 11 00 01 10 11 00 01	Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib prohib	pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited			10000 10001 10010 10011 10100 10110 10111 11000		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl 23 cl 24 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 000° 0010 0010 001° 001° 0100	01 10 11 00 01 10 11 00 01	Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib prohib prohib	pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited pited	-		10000 10001 10010 10011 10100 10101 10110 10111 11000 11001		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl 23 cl 24 cl 25 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 0000 0000 0010 0010 0100 0100	01 10 11 00 01 10 11 00 01 11	Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib prohib prohib	pited pited			10000 10001 10010 10011 10100 10101 10110 10111 11000 11001		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl 23 cl 24 cl 25 cl 26 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 000° 0010 001° 001° 010° 010° 010°	01 10 11 00 01 10 11 00 01 11 10	Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib prohib prohib prohib prohib	pited pited			10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl 23 cl 24 cl 25 cl 26 cl 27 cl	ocks ocks ocks ocks ocks ocks ocks ocks	
Description		0000 0000 0000 0010 0010 0100 0100 010	01 10 11 00 01 10 11 00 01 11 00 01	Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib prohib prohib prohib prohib prohib	pited pited			10000 10001 10010 10011 10100 10101 10110 11000 11001 11010 11011 11100		16 cl 17 cl 18 cl 19 cl 20 cl 21 cl 22 cl 23 cl 24 cl 25 cl 26 cl 27 cl 28 cl	ocks ocks ocks ocks ocks ocks ocks ocks	



Restriction	
	Status Availability
	Normal Mode On, Idle Mode Off, Sleep Out Yes
	Normal Mode On, Idle Mode On, Sleep Out Yes
Register Availability	Partial Mode On, Idle Mode Off, Sleep Out
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Sleep In
	Status Default Value DIVB[1:0] RTNB[4:0]
Default	Power On Sequence 2'b00 5'b10001
Boladit	HW Reset 2'b80 5'b10001



взн		F	RMCT	R3 (Fran	ne Ra	te Co	ntrol	(in Part	ial Mod	le/Full (Colors))	
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
Command	0	1	↑	х	1	0	1	1	0	0	1	1	В
1 st Parameter	1	1	↑	х	0	0	0	0	0	0	DIVC1	DIVC0	х
2 nd parameter	1	1	↑	х	0	0	0	RTNC4	RTNC3	RTNC2	RTNC1	RTNC0	х
	Sets t	he divis	ion ratio	o for inte	rnal cl	ocks o	of Idle	mode a	at CPU i	interfac	8		
	DIVC [1:0]: division ratio for internal clocks when Partial mode.												
	DIVC[1:0] Division Ratio												
				0	Ť	0		/o:	sc	\overline{N}	~		
				0		1		\fos	c/2	\mathbb{Z}_{h}			
				1		0		fos	Ç/A				
				1		<u></u>		fos	c/8>>				
						//		<i>-2</i>					
	RTNC	[4:0] :	RTNC[4	1:0] is us	ed to	set/\$H	I (hine)	period	of Parti	al mode	e at CPI	J interfa	ice.
		RTNB	[4:0]	Clock	per L	ine] `	R	ΓNB[4:0)]	Clock p	er Line	
		0000	00	Setting prohibited					10000		16 clocks		
		00001		Setting prohibited				10001		17 cl	ocks		
		00010		Setting	prohib	oited	-		10010		18 cl	ocks	
Description	_	000		Setting					10011		19 clocks		
	1	0010		Setting prohibited				10100			20 clocks		
•		0010		Setting prohibited				10101			21 clocks		
		001		Setting				10110			22 clocks		
	00111		Setting prohibited			_	10111			23 clocks			
	$\backslash \backslash \vdash$	040	01000			Setting prohibited			11000		24 clocks		
									44004		05 -1	1	
		0100	01	Setting	prohib	oited			11001		25 cl		
		0100 010	01 10	Setting Setting	prohib	oited			11010		26 cl	ocks	
		0100 0100 0100	01 10 11	Setting Setting Setting	prohik prohik prohik	oited oited	- - -		11010 11011		26 cl 27 cl	ocks ocks	
		0100 0100 0100 0110	01 10 11 00	Setting Setting Setting Setting	prohik prohik prohik	oited oited oited oited	_		11010 11011 11100		26 cl 27 cl 28 cl	ocks ocks ocks	
		0100 010 010 0110 0110	01 10 11 11 00 01	Setting Setting Setting Setting Setting	prohik prohik prohik prohik	oited oited oited oited	-		11010 11011 11100 11101		26 cl 27 cl 28 cl 29 cl	ocks ocks ocks	
		0100 0100 0100 0110	01 10 11 11 00 01	Setting Setting Setting Setting	prohib prohib prohib prohib prohib prohib	pited pited pited pited pited pited pited pited	-		11010 11011 11100		26 cl 27 cl 28 cl	ocks ocks ocks	



Restriction				
	Status	3	Availability	
	Normal Mode On, Idle M	ode Off, Sleep Out	Yes	
	Normal Mode On, Idle N	ode On, Sleep Out	Yes	
Register Availability	Partial Mode On, Idle M	ode Off, Sleep Out	Pes	
	Partial Mode On, Idle M	ode On, Sleep Out	Yes	/
	Sleep	n . \	790	
	Status	Default Val	lue RTNC[4:0]	
Default	Power On Sequence	72:000	5'b10001	
Berault	HW Reset	2:080	5'b10001	
^				
<u> </u>				
	$\overrightarrow{\mathcal{I}}$			
	•			



INVTR (B4h): Display Invrsion Control

В4Н		INVTR (Display Inversion Control)											
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	0	1	1	0	1	0	0	B4
Parameter	1	1	1	х	0	0	0	ZINV	0	0	DINV1	DINV0	XX
	ZINV	: Set Z-	inversio	n mode						^			
					ZINV			Sta				\wedge	
					0			isable Z-		$\overline{\prime}$		//	
		0 Enable Z-inversion											
	DINV	DINV[1:0] : Set the inversion mode.											
		DINV[1:0] Dot inversion mode											
						_	1 st Fr				Frame		
		2'b00		olumn ersion	Lines	1 +		+ -		1 - 2 -	+ -	+	
					Ę	3 + 4 +	ļ -	+ - + -		3 - 4 -	+ -	+ +	
					- *	<u>.</u>		1			=		
Description							1 st Fr	omo		ono	f Frame		
Description						1 +		+ -		1 -	+ -	+	
		2'b01		-dot ersion	Lines	2	+	- +		2 +	- +	-	
(7				_	3 + 4 -	+			3 - + - + 4 + - +		-	
	/												
(())		2'b10		-dot ersion		1 +	1 st Fr			2 ^{nc}	Frame	I . I	
					Lines	2 +	-	+ -		2 -	+ -	+	
					Ë	3 - 4 -	+ +	- + - +		3 + 4 +	- + - +	-	
		2'b11						ting proh	ibited	- 1			





PRCTR (B5h): Blocking Porch Control

В5Н		PRCTR (Blocking Porch Control)											
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	0	1	1	0	1	0	1	B5
1 st Parameter	1	1	↑	х	VFP7	VFP6	VFP5	VFP4	VFP3	VFP2	VFP1	VFP0	xx
2 nd parameter	1	1	↑	х	VBP7	VFB6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	Xx
3 rd parameter	1	1	↑	х	0	0	0	HFP4	HFP3	HPR2	HFP1	HFP0	Xx
4 nd parameter	1	1	1	х	HBP7	HFB6	HBP5	HBP4	HBP3	HBP2	HBR1	MBP0	Xx

VFP [7:0] / VBP [7:0]: The VFP [7:0] and VBP [7:0] bits specify the line number of vertical front and back porch period respectively.

VFP[7:0]	Number of lines of front porch
00000000	Setting prohibited
0000001	Setting prohibited
0000010	2
00000011	3
:	:
:	:
11111100	252
11111101	253
11111110	254
11111111	255

VBP[7:0]	Number of lines of front porch
00000000	Setting prohibited
0000001	Setting prohibited
00000010	2
00000011	3
:	:
:	:
11111100	252
11111101	253
11111110	254
11111111	255

Description

HFP [4:0] HBP [7:0]: The HFP [4:0] and HBP [7:0] bits specify the dotclk number of horizontal back porch period.

1	HFP[4:0]	Number of dotclk of front porch
/	00000	Setting prohibited
	00001	Setting prohibited
	00010	2
	00011	3
	:	:
	44400	
	11100	28
	11101	29
	11110	30
	11111	31

HBP[7:0]	Number of dotclk of front porch
00000000	Setting prohibited
0000001	Setting prohibited
0000010	2
00000011	3
:	:
11111100	252
11111101	253
11111110	254
11111111	255



Restriction										
			Stat	Availab	oility					
		Norma	al Mode On, Idle	Out	Yes					
		Norma	al Mode On, Idle	Mode On, Sleep	Out	Yes				
Register Availability		Partia	I Mode On, Idle	Mode Off, Sleep	Out	Pes				
		Partia	I Mode On, Idle	Mode On, Sleep	Out (Yes				
			Sleep	o In	\rangle	Yes				
		Default Value								
	Status		VFP[7:0]			P[7:0]	HBP[7:0]			
Default	Power On Sequence		8'b00000010	8400000049	8'b00001010		8'b0000100			
Boladik	HW Reset		8'b00000010	~8'b00000010	8'b00	0001010	8'b00000100)		
								_		



DISCTRL (B6h): Display Function Control

В6Н	DISCTRL (Display Function Control)												
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	x	1	0	1	1	0	1	1	0	B6
1 st parameter	1	1	<u> </u>		BYPASS		RM	DM		PTG[0]		PT[0]	Х
2 nd parameter	1	1	↑	х	0	GS	SS	SM	ISC[3]	ISC[2]	ISC[1]	ISC[0]	xx
3 rd parameter	1	1	↑	Х	0	0	NL[5]	NL[4]	NL[3]	NL[2]	WL[1]	NL[0]	XX
	DM Interface Mode 0 Internal system clock 1 RGB Interface RM: Select the interface to access the GRAM. RM Interface for GRAM access												
	0 via System interface 1 via RGB interface RCM: RGB interface selection. RCM RGB transfer mode DE Mode SYNC Mode												
Description	ВҮР	ASS:	Select	/	ola) data BYPASS				ata path	ed.			
		0 Memory 1 Direct to shift register				_							
	PTG)	G[1] P		Se		olay area on-displa scan ohibited	a.		outputs i	n non-dis n PT[2:0 n PT[2:0]	ea



PT[1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

PT[1]	PT[0]	Source outputs in non-display area
0	0	V63
0	1	VO
1	0	AGND
1	1	Hi-Z

SS: select the shift direction of outputs from the source driver.

SS	Source output scan direction
0	S1à Ş960
1	S960 > S1

ISC[3:0]: Set the scan cycle when PTG selects interval scan in non-display area drive period. The scan cycle is defined by n frame periods, where n is an odd number from 3 to 31. The polarity of liquid crystal drive voltage from the gate driver is inverted in the same timing as the interval scan cycle.


ISC[3:0]	Scan cycle	(fFRAME)=60Hz
4'h0	Setting inhibited	
4;k1	3 frames	50ms
4/2)) 5 frames	84ms
4 k3	7 frames	117ms
4'h4	9 frames	150ms
4'h5	11 frames	184ms
√ 4'h6	13 frames	217ms
4'h7	15 frames	251ms
4'h8	17 frames	284ms
4'h9	19 frames	317ms
4'hA	21 frames	351ms
4'hB	23 frames	384ms
4'hC	25 frames	418ms
4'hD	27 frames	451ms
4'hE	29 frames	484ms
4'hF	31 frames	518ms



GS: select the direction of scan by the gate driver.

GS	Source output scan direction
0	G1à G480
1	G480 à G1

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.





	NL[5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL[5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.									
		6	6'h00	~ 6'h3B	8	3 * (NL5	:0]+1) li	nes		
			Ot	thers		Setting	j inhibite	ed	^	
								A		
Restriction							\wedge	-	<u>/</u> >>	
				Status			Avail	lability		
		Normal Mode	e On,	Idle Mode	Off, Sle€	p Out	//	es		
		Normal Mode	Idle Mode	Yes						
Register Availability		Partial Mode	On, I	Idle Mode	Off, Slee	Out	> _Y	'es		
		Partial Mode	On, l	Idle Mode	Øn, Sleer	Out	Y	es		
			<u> </u>	Sleep In			Y	es		
Default			1							
		Status					efault V			
				PTG[1:0]	PT[1:0]	GS	SS	SM	ISC[3:0]	NL[5:0]
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ower On Stephe	nce	2'b00	2'b00	1'b0	1'b0	1'b0	4'b0010	6'b111011
		FHW-Reset		2'b00	2'b00	1'b0	1'b0	1'b0	4'b0010	6'b111011
	Status Default Value									
										(DA 00
		RM DM BYPA								'PASS
) <u> </u> P	ower On Seque	nce	1'k	00		1'b0			1'b0
		HW Reset		1'k	00		1'b0			1'b0



ETMOD (B7h): Entry Mode Set

ETWOD (B/II	.,	,			lnte	rfood l	Mada (Contro					
В7Н		Interface Mode Control											
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	0	1	1	0	1	1	1	B7
Parameter	1	1	1	х	EPF[1]	EPF[0]	0	0	DSTB	GON	DTE	GAS	xx
				ep Stan	•					Α΄.			
				and SRA						' '	\		
				nstructio					te Fra	me Mi	emory	conent	t and
	instru	ctions a	fter the	Deep St	aandby	Mode	is exite	ed.		\nearrow			
								$/\rangle$	// /	$\langle \langle \rangle$	~		
	GAS:	Low vo	Itage de	etection o	control.								
				GAS		Low v	oltage (detecti	on				
				0		Enable) <u> </u>		$\overline{}$				
				1	\nearrow	Disapt	e						
				/	// ,	\wedge							
	GON/	DTE: S	et the o	utput lev	el ot de	nte driv	er G1~	G320 a	as follov	NS			
				GON	DTE	(G1~G3	20 Gat	e Outp	ut			
)	\ \ \	/GH						
Description			> //	6 //	1/	١	/GH						
Восоприон					0		/GL						
		//		1	1	1	Normal	displa	У				
		//											
	/ / /	_	the dat	a format	when 1	l6bbp(l	R,G,B)	to 18b	bp(R,G	,B) is s	tored in	n the in	ternal
	GRAN	\											
))	•	Inp	out data									
(())					G \	reen da odd		^	、 R	=B			
			Gre	en Date	>		< R/E	B Data		Ī			
		Gree	en data =										
			even	Ţ.		ĺ	R!=B			\downarrow			
			(I	Bypass				(Ву	pass			
Restriction													
I/G9HICHOH													



				Availability		
	N	Sleep Out	Yes	7		
	N	ormal Mode On, I	dle Mode On,	Sleep Out	Yes	
Register Availability	F	artial Mode On, Id	dle Mode Off,	Sleep Out	Yes	
	F	artial Mode On, I	dle Mode On,	Sleep Out	Xes	
			leep In		Yes	\dashv
			<u> </u>		M.	\checkmark
				$ \nearrow $		>
	Status			Default Value		
		EPF[1:0]	DSTB	GON	DTE	GAS
Default	Power On Seque	nce 2'b00	1'b0	1'b\	1'b1	1'b0
	HW Reset	2'b00	120	1'b1	1'b1	1'b0
				<i>→</i>		
		>				



PWCTRL1 (C0h): Power Control 1

СОН		PWCTRL1 (Power Control 1)													
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	1	1	0	0	0	0	0	0	C0		
1 st parameter	1	1	1	Х	0	0	0	VRH1[4]	VRH1[3]	VRH1[2]	VRH1[1]	VRH1[0]	xx		
2 nd parameter	1	1	1	х	0	0	0	VRH2[4]	VRH2[3]	VRH2[2]	VRH2[1]	VRH2[0]	xx		
	VRH1	[4:0]:	Sets the	VREG	1OUT v	oltage fo	or pos	itive gan	nma			\nearrow	ı		
		VI	RH1[4:0]	V	REG10	UT	VRH	l1[4:0]	VRE.	G1QUT					
			5'h00		Halt		5	h10	1,25 x 3	65 = 4.562	5V				
			5'h01	1.25	x 2.90=3	.6250V	5	h11	1,25 x 3.7	70 = 46250	οV				
			5'h02	1.25	x 2.95 = 3	.6875V	5	h12	1.25 x 3.	75 = 4.6875	5V				
			5'h03	1.25	x 3.00 = 3	5.7500V	75	113	1. 2 5 x 3.8	80 = 4.7500	οV				
			5'h04	1.25	1.25 x 3.05 = 3.8128V		\sqrt{5'}	h 14	1.25 x 3.8	85 = 4.812	5V				
			5'h05	1.25	x 3.10 = 3	875QV	5'	b13	1.25 x 3.90 = 4.8750V		VC				
			5'h06	1.25	x 3 .15 = 3	.93 x 5 k	\\dots	h16	1.25 x 3.9	90 = 4.8750	VC				
			5'h07	1230	x 3.20 = 4	.0000	5'	h17	1.25 x 4.0	00 = 5.0000	VC				
Description			5'h08	1,25	× 325 = 4	.0625V	5'	h18	1.25 x 4.0	05 = 5.062	5V				
			\$ n 09	1.25)	x 3.30 = 4	.1250V	5'	h19	1.25 x 4.	10 = 5.1250	ΟV				
	<	(-	5'h0A	125	x 3.35 = 4	.1875V	5'	h1A	1.25 x 4.	15 = 5.187	5V				
			5'h0B	1.25	x 3.40 = 4	.2500V	5'	h1B	1.25 x 4.2	20 = 5.2500	ΟV				
((\mathcal{I}	5'h0e	1.25	x 3.45 = 4	.3125V	5'	h1C	1.25 x 4.2	25 = 5.312	5V				
		1	5'h0D	1.25	x 3.50 = 4	.3750V	5'	h1D	1.25 x 4.3	30 = 5.3750	ΟV				
((,	\int_{0}^{∞}		5'h0E	1.25	x 3.55 = 4	.4375V	5'	h1E	1.25 x 4.3	35 = 5.437	5V				
	V		5'h0F	1.25 >	3.60 = 4	.5000V	5'	h1F	1.25 x 4.4	40 = 5.5000	οV				



VRH2[4:0]	VREG2OUT	VRH2[4:0]	VREG2OUT
5'h00	Halt	5'h10	-1.25 x -3.65 = -4.5625V
5'h01	-1.25 x 2.90=-3.6250V	5'h11	-1.25 x -3.70 = -4.6250V
5'h02	-1.25 x 2.95 = -3.6875V	5'h12	-1.25 x -3.75 = -4.6875 V
5'h03	-1.25 x 3.00 = -3.7500V	5'h13	-1.25 x -3.804.7500V
5'h04	-1.25 x 3.05 = -3.8125V	5'h14	-1.25 x -3.85 = -4.8125V
5'h05	-1.25 x 3.10 = -3.8750V	5'h15	1.25 x -3.90 = -4.8750V
5'h06	-1.25 x 3.15 = -3.9375V	5'h16	1.25 x -3.90 = 4.8750V
5'h07	-1.25 x 3.20 = -4.0000V	5'h1X	-1.25 x-4.00 = -5.0000V
5'h08	-1.25 x 3.25 = -4.0625V	5 ¹ n18	1.25 x -4.05 = -5.0625V
5'h09	-1.25 x 3.30 = -4.1250V	5'M9	-1.25 x -4.10 = -5.1250V
5'h0A	-1.25 x 3.35 = -4.1875	5'h1A	-1.25 x -4.15 = -5.1875V
5'h0B	-1.25 x 3.40 = -4.2500V	5/h1B	-1.25 x -4.20 = -5.2500V
5'h0C	-4.25 x 3.45 = -4.3125V	5'h1C	-1.25 x -4.25 = -5.3125V
5'h0D	-1.25 x 3.50 = -4.3750V	5'h1D	-1.25 x -4.30 = -5.3750V
S40E	1.25 x 3.55 = -4.4375V	5'h1E	-1.25 x -4.35 = -5.4375V
5'h0F	1.25 x 3.60 = -4.5000V	5'h1F	-1.25 x -4.40 = -5.5000V



		Status	Availability
	Normal Mode	On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode	On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode	On, Idle Mode Off, Sleep Out	Yes
	Partial Mode	On, Idle Mode On, Sleep Out	Yes <
		Sleep In	Yes
	Status	Default	Value
	Power On Sequence	VRH1[4:0]≠5;h0E,	
Default	SW Reset	No ch	lange
	HW Reset	VRH1[4:0]≥5*h0E,	VRH2[4:0]=5'h0E



PWCTRL2 (C1h): Power Control 2

	()	,		Control									
C1H					F	PWCTI	RL2 (P	ower Co	ontrol 2)				
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	0	1	C1
1 st parameter	1	1	1	х	0	0	0	0	0	BT[2]	BT[1]	BT[0]	Xx
2 nd parameter	1	1	1	х	0	0	0	0	0	VC[2]	VC[1]	VC[0]	Xx
	VC[2	::0] Se	ets the r	atio facto	or of Vci	to ger	nerate	he refer	ence volt	ages Vci	1.	\wedge	
					\	/C[2:0]]	Vci1 v	oltage				
						3'h0		1.0 x	y	$\sqrt{}$	/ >		
						3'h1		3.1	W		\rangle		
						3'h2		130	V//	\ \ \			
						3'h3	\\\ \'\	2.0	W)				
						3'h4/		2.8	V				
						3'h5		<u>/</u> 2.7	V				
				<		3'h6	V	2.6	V				
						3'h 7		2.5	V				
Description						> /							
	BT[2								from the			s Vci.	
		BT[2		HDVDA		DVDL		VCL	VGH		VGL		
		184		`\`							- Vci x 5		
(1		3'1	M						Vci x (ŝ	- Vci x 4		
	L	3,1	2								- Vci x 3		
			13	Vci1x 2		-5V		- Vci			- Vci x 5		
))	3'h	n4	VOITA Z		-3 v		VOI	Vci x s	5	- Vci x 4		
		3'h	15					_			- Vci x 3		
		3'h	16						Vci x 4	4	- Vci x 4		
		3'h	17						. οι χ	•	- Vci x 3		



	Note 1: Connect capacitors where required when using DDVDH, VGH, VGL and VCL volta
	Note 2: Set following voltages within the respective ranges:
	DDVDH = 6.0V (max)
	VGH = 18.0V (max)
	VGL= -12.5V (max)
	VCL= -3.6 (max).
	Status Availability
	Normal Mode On, Idle Mode Off, Steep Out Yes
Register	Normal Mode On, Idle Mode On, Sleep Out Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes
	Partial Mode On, Idle Mode On, Sleep Out Yes
	Steep In Yes
	Status Default Value
Default	Power on Sequence VC[2:0]=3'h0, BT[2:0]=3'h0
20.00.0	SW Reset No change
	VC[2:0]=3'h0, BT[2:0]=3'h0



PWCTRL3 (C2h): Power Control 3 for Normal Mode

C2H				P	WCTRL	3 (Powe	r Contr	ol 3 for l	Normal	Mode)			
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	1	0	C2
1 st parameter	1	1	↑	х	DCA1[3]	DCA1[2]	DCA1[1]	DCA1[0]	DCA0[3]	DCA0[2]	DCA0[1]	DCA0[0]	xx
										<u> </u>			
	DCA	.0[3:0)]: sele	ct the ope	erating f	requenc	v of the	step-up	circuit 1	/2 (DDV)	DH VCI	and DI	DVDL
			_	al mode.	- · · · · · · · · · · · · · · · · · · ·	7 - 4	,		•				
		CA0	[3]	CA0[2:0	1	Step-u	p cycle t	for Step-	up⁄sircu	it 1/2			
		1'b1		3'b000			<u> </u>	1/8 H/	2//				
		1'b1	1	3'b001				1/4/4		///			
		1'b1	1	3'b010				1/2 H	$\overline{/}$	\searrow			
		1'b1		3'b011				/ // H	$\rightarrow \rightarrow$				
		1'b1		3'b100			\	2 H					
		1'b <u>′</u> 1'b′		3'b101 3'b110			, //	411	<u> </u>				
		1'b′		3'b111		$\langle \langle \cdot \rangle$	\nearrow	16 H					
		411				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		21H					
	Note	e: H=	1/60/48	x 30=34.7u 4	8 = 1/28	.8kHz							
						· · ·							
				$\langle \rangle$))	•						
Description				ct the of	perating	frequen	cy of th	e step-u	p circui	t 3 (VGI	⊣, and \	/GL pun	np)fo
Description)]: sele	ct the or	perativo	frequen	cy of th	e step-u	p circui	t 3 (VGI	H, and \	/GL pun	np)fo
Description	Norn		ode.	ct the or	$\frac{1}{\sqrt{2}}$	<u> </u>		e step-u			H, and \	/GL pun	np)fo
Description	Norn	nal m	ode ($\frac{1}{\sqrt{2}}$	<u> </u>					H, and \	/GL pun	np)fo
Description	Norn	nal m	ode.	CA1[2:0	$\frac{1}{\sqrt{2}}$	<u> </u>		for Step			H, and \	/GL pun	np)fo
Description	Norn	nal m 0CA1 1'b'	iode.	3'5000 3'5000 3'5001	$\frac{1}{\sqrt{2}}$	<u> </u>		for Step 1/8 H 1/4 H 1/2 H			H, and \	/GL pun	np)fo
Description	Norn	nal m 0CA1 1'b	iode (3'b000 3'b000 3'b010 3'b011	$\frac{1}{\sqrt{2}}$	<u> </u>		1/8 H 1/4 H 1/2 H 1 H			H, and \	/GL pun	np)fo
Description	Norn	1'b	iode (3'b080 3'b080 3'b010 3'b011 3'b100	$\frac{1}{\sqrt{2}}$	<u> </u>		1/8 H 1/4 H 1/2 H 1 H 2 H			H, and \	/GL pun	np)fo
Description	Norn	1'b	node I	3'b000 3'b000 3'b010 3'b011 3'b100 3'b101	$\frac{1}{\sqrt{2}}$	<u> </u>		1/8 H 1/4 H 1/2 H 1 H 2 H 4 H			H, and \	/GL pun	np)fo
Description	Norn	1'b' 1'b' 1'b' 1'b' 1'b'	i i	3'b000 3'b001 3'b010 3'b011 3'b100 3'b101 3'b110	$\frac{1}{\sqrt{2}}$	<u> </u>		1/8 H 1/4 H 1/2 H 1 H 2 H 4 H 8 H			H, and \	/GL pun	np)fo
Description	Norm	1'b' 1'b' 1'b' 1'b' 1'b' 1'b'	node I	3'b000 3'b000 3'b010 3'b011 3'b100 3'b101		Step-		1/8 H 1/4 H 1/2 H 1 H 2 H 4 H			H, and \	/GL pun	np)fo



Register availability Register availability Register availability Register availability Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Status Default Value Power On Sequence DCA0[3:0]=4'b0014 DSA1[2:0]=4'b0100 SW Reset DCA0[3:0]=4'b0014 DCA1[2:0]=4'b0100					
Register availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence DCA0[3:0]=4'b0011 SW Reset No change			Status	Availability	
Register availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence DCA0[3:0]=4'b001/DCA1[2:0]=4'b0100 SW Reset		Normal Mo	de On, Idle Mode Off, Sleep Out	Yes	
Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence DCA0[3:0]=4'b0011 SW Reset Default Default Default SW Reset	Register	Normal Mo	de On, Idle Mode On, Sleep Out	Yes	
Status Default Value Power On Sequence DCA0[3:0]=4'b0011 DSA1[2:0]=4'b0000 SW Reset No change	availability	Partial Mod	de On, Idle Mode Off, Sleep Out	Yes	
Status Default Value Power On Sequence DCA0[3:0]=4'b0011, DCA1[2:0]=4'b0100 SW Reset No change		Partial Mod	de On, Idle Mode On, Sleep Out	Yes <	
Default Power On Sequence DCA0[3:0]=4'b0011_DCA1[2:0]=4'b0\00 SW Reset \(\text{No change} \)			Sleep In	Xes	\wedge
Default Power On Sequence DCA0[3:0]=4'b0011_DCA1[2:0]=4'b0\000 SW Reset No change					
Default Power On Sequence DCA0[3:0]=4'b0011_DCA1[2:0]=4'b0\000 SW Reset No change		Status	Default Value	e	
SW Reset (Wo change)					
HW Reset DCA0[3:0]=4'b00'N, DCA1[2:0]=4'b0100	Default	SW Reset	(No change		
		HW Reset	DCA0[3:0]=4'b00'M, DCA	1[2:0]=4'b0100	
$\sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim \sim $					



PWCTRL4 (C3h): Power Control 4 for Idle Mode

	(0	J.1.J.		Control	7 101 10								
СЗН	PWCTRL4 (Power Control 4 for Idle Mode)												
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	1	1	СЗ
1 st parameter	1	1	↑	х	DCB1[3]	DCB1[2]	DCB1[1]	DCB1[0]	DCB0[3]	DCB0[2]	DCB0[1]	DCB0[0]	xx
						I.		l .	I.	^		I.	
	DCB	0[3:0)]: seled	t the ope	erating f	requenc	y of the	step-up	circuit 1/	/2 (DDV	DH, VCL	., and Di	OVDL
	pum	p) for	· Idle m	ode.					<	1			
		CB0	[3]	CB0[2:0	1	Step-u	ıp cycle	for Step-	·up⁄circu	it \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			
		1'b1	1	3'b000				1/8 H/	>//				
		1'b1	1	3'b001				1/4/1					
		1'b1	1	3'b010				1/2 H		\nearrow			
		1'b1	1	3'b011				<u>√</u> ý́́́́́́́́́					
		1'b1	1	3'b100				2 H	<u> </u>				
		1'b1	1	3'b101		_/>	· //	411	<u> </u>				
		1'b1	1	3'b110		//	\rightarrow	8 H					
		1'b1	1	3'b111		\sim	/	<u>√18/H</u>					
	Not	1'b(1/60/49	x 30=34.7u	W-1/29	OL LA		<u> 1H</u>					
	1400	J. 11—	1/00/40	0-54.70	× 1/20	.01412	V						
	DCB	1[2.0	ni: color	**************************************	dratida k	roariooo	v of the	cton un	circuit 2	(\/CH -	nd VCI	numn\fc	r Idla
Description	mod		nj. selet	the ope		reguenc	y or trie	siep-up	Circuit 3	(УВП, а	iliu VGL	pumpjic	n idie
			$\overline{}$	\nearrow	$\rightarrow \rightarrow$	•							
		CB1	<i>\</i> \	CB/1[2:0	1	Step-	up cycle	for Step	o-up circ	uit 3			
		1'b'	_ /	3,90,00				1/8 H					
		146		73,800A.				1/4 H					
		1/2/		3'b010				1/2 H					
((1,0	$\overline{}$	3'b011				1 H					
	ackslash	1'b1	/	3'b100				2 H					
		1'b/ 1'b	-	3'b101				4 H					
(('	$U \vdash$	1'b'		3'b110 3'b111				8 H 16 H					
	$U \vdash$							2H					
	Note	=: H=	1/60/48	x 30=34.7u	s =1/28	.8kHz		<u> </u>					





PWCTRL5 (C4h): Power Control 5 for Partial Mode

PWC16	(L) (C	4n):	rower	Control	o tor P	artiai M	oae						
C4H				P	WCTRL	.5 (Pow	er Conti	ol 5 for	Partial I	Mode)			
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	1	0	0	C4
1 st parameter	1	1	↑	х	DCC1[3]	DCC1[2]	DCC1[1]	DCC1[0]	DCC0[3]	DCC0[2]	DCC0[1]	DCC0[0]	Xx
						•	•	•	•	^	•	•	
	DCC	0[3:0)]: seled	ct the op	erating f	requenc	y of the	step-up	circuit 1	/2 (DDV	DH, VCL	., and DI	OVDL
	pum	p) for	Partia	mode.					<	1			
		CC0	[3]	CC0[2:0]	Step-u	ıp cycle	for Step-	·up^circu	it \\2			
		1'b1	1	3'b000				1/8 H	$\frac{2}{2}$	\longrightarrow			
		1'b1	1	3'b001				1/4/H	$\overline{}$	$\overline{//}$			
		1'b1	1	3'b010				1/2 H	//	$\overline{}$			
		1'b1		3'b011				/√ H	$\rightarrow \rightarrow$				
		1'b1		3'b100			\	2 N	<u> </u>				
		1'b1		3'b101		-//	, //	411	<u> </u>				
	-	1'b1		3'b110		\leftarrow	\rightarrow	8 H					
		1'b1	_	3'b111	_	$\overline{}$		18/H 1H					
	Note	1'b(=: H=	1/60/48	x 30=34.7u	y =1/28	.8kHz	\mathbf{W}	1111					
				^			\vee						
5	DCC	:1[3:0)]: sele	ct the ou	perating	frequen	cy of th	e step-u	ıp circuit	t 3 (VGI	H, and \	/GL pun	np)for
Description		ial mo			///	V							
		CC1	(g) L	CC1[2:0		Step-	up cycle	for Step	o-up circ	uit 3			
		_1'b1		3,2000		•	•	1/8 H	•				
	<	<u>\14</u>	//	3,400J				1/4 H					
		12		375010				1/2 H					
(1		1,0	1	3'b011				1 H					
\sim $//$	ackslash	1'\		3'b100				2 H					
		<u> 1/b/</u>	<u> </u>	3'b101				4 H					
((,	\cap	1'b'	1	3'b110				8 H					
) <i>)</i>	1'b1		3'b111				16 H					
	Note	1'b() 1/60/48	x 30=34.7u	s =1/28	있나니ㅋ		2H					
	14016	J. 1 I—	1,00,40	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	IS — I/ZO	.UNI IZ							



Register availability Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence DCC0[3:0]=4'b0011 DCC1[2:0]=4'b0100 TWO Change HW Reset DCC0[3:0]=4'b0011 DCC1[2:0]=4'b0100					
Register availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence DCC0[3:0]=4'b0011 SW Reset No change			Status	Availability	
Register availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence Default SW Reset Default Power On Sequence SW Reset Partial Mode On, Idle Mode Off, Sleep Out Yes Default Value Power On Sequence DCC0[3:0]=4'b0011, DCC1[2:0]=4'b00100		Normal Mo	ode On, Idle Mode Off, Sleep Out	Yes	
Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence Default SW Reset Partial Mode On, Idle Mode Off, Sleep Out Yes Default Value Power On Sequence DCC0[3:0]=4'b0011, DCC1[2:0]=4'b00100	Register	Normal Mo	ode On, Idle Mode On, Sleep Out	Yes	
Status Default Value Power On Sequence DCC0[3:0]=4'b0011 DCC1[2:0]=4'b00100 SW Reset No change	availability	Partial Mo	de On, Idle Mode Off, Sleep Out	Yes	
Status Default Value Power On Sequence DCC0[3:0]=4'b0011, DCC1[2:0]=4'b0100 SW Reset Vo change		Partial Mo	de On, Idle Mode On, Sleep Out	Yes <	
Default Power On Sequence DCC0[3:0]=4'b0011 DCC1[2:0]=4'b0000			Sleep In	Xes	\nearrow
Default Power On Sequence DCC0[3:0]=4'b0011 DCC1[2:0]=4'b0000					<u>/</u>
Default Power On Sequence DCC0[3:0]=4'b0011 DCC1[2:0]=4'b0000		Status	Default Valu	e	
SW Reset (Wo change)			, ,		7
HW Reset DCC0[3:0]=4'b00'N, DCC1[2x0]=4'b0100	Default	SW Reset	(No change		
		HW Reset	DCC0[3:0]=4'b00'M, DCC	1[2:0]=4'b0100	



VCOM Control (C5h)

C5H		VCOM Control											
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	0	1	C5
1 st parameter	1	↑	1	х	0	0	0	0	0	0	0	NVM	xx
2 nd parameter	1	1	1	х	VCM_R EG[7]	VCM_R EG[6]	VCM_R EG[5]	VCM_R EG[4]	VCM_R EG[3]	VCM_R EG[2]	VCM_R EG[1]	VCM_R EG[0]	xx
3 rd parameter	1	1	1	х	VCM_R EG_EN		0	0	0 (,	9/	B	\Diamond	xx
4 rd parameter	1	↑	1	х	VCM_O UTI71		VCM_O UT[5]		XCW ⁻ 0		VCM_O UT/11	VCM_O UT[0]	xx



NVM: When the NV memory is programmed, the NVM will be set as '1' automatically.

0: NV memory is not programmed

1: NV memory is programmed

VCM_REG [7:0] is used to set factor to generate VCOM voltage from the reference voltage VREG2OUT.

	VCM_REG[7:0]	VCOM	VCM_REG[7:0]	VCOM
	8'h00	-2	8'h20	-1.5
	8'h01	-1.98438	8'h21	-1.48438
	8'h02	-1.96875	8'h22	-1 46875
	8'h03	-1.95313	8'h23	-145373
	8'h04	-1.9375	8'h24	-1.4378
	8'h05	-1.92188	8'h25	-1,42188
	8'h06	-1.90625	8'h2ø	-1.40628
	8'h07	-1.89063	8 % 27	-1.39063
	8'h08	-1.875	8'h28	√ -1.375
	8'h09	-1.85938	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-1.35938
	8'h0A	-1.84375	8'h&A	-1.34375
	8'h0B	-1.82813	8'h2B	-1.32813
	8'h0C	-1.8125	< 8502C	-1.3125
	8'h0D	-1.79688	8'h2D	-1.29688
	8'h0E	-1,78125	8'h2E	-1.28125
	8'h0F	-4.76568/	8'h2F	-1.26563
	8'h10	√ √1.₹5	8'h30	-1.25
	8/N/1	-1.73438	8'h31	-1.23438
	8'h12	-1.71875	8'h32	-1.21875
	78h13-1	-1.70313	8'h33	-1.20313
_	8 N 14	-1.6875	8'h34	-1.1875
	8'h 15	-1.67188	8'h35	-1.17188
) \$ 'h16	-1.65625	8'h36	-1.15625
\	8'h17	-1.64063	8'h37	-1.14063
	8'h18	-1.625	8'h38	-1.125
	8'h19	-1.60938	8'h39	-1.10938
	8'h1A	-1.59375	8'h3A	-1.09375
	8'h1B	-1.57813	8'h3B	-1.07813
	8'h1C	-1.5625	8'h3C	-1.0625
	8'h1D	-1.54688	8'h3D	-1.04688
	8'h1E	-1.53125	8'h3E	-1.03125
	8'h1F	-1.51563	8'h3F	-1.01563
	· · · · · · · · · · · · · · · · · · ·			· · · · · · · · · · · · · · · · · · ·



	VCM_REG[7:0]	VCOM	VCM_REG[7:0]	VCOM	
	8'h40	-1	8'h62	-0.46875	
	8'h41	-0.98438	8'h63	-0.45313	
	8'h42	-0.96875	8'h64	-0.4375	
	8'h43	-0.95313	8'h65	-0.42188	
	8'h44	-0.9375	8'h66	-0.40625	
	8'h45	-0.92188	8'h67	-0.39063	
	8'h46	-0.90625	8'h68	-0.375	
	8'h47	-0.89063	8'h69	-0.35938	\wedge
	8'h48	-0.875	8'h6A	-0.37575	\ //
	8'h49	-0.85938	8'h6B	-0.32818	>
	8'h4A	-0.84375	8'h6C	0.3125	
	8'h4B	-0.82813	8'h6D	-0.29688	
	8'h4C	-0.8125	8 4 0E	-0.28125	
	8'h4D	-0.79688	8'h6F	-0.26563	
	8'h4E	-0.78125	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-0.25	
	8'h4F	-0.76563	8th\X1	-0.23438	
	8'h50	-0.75	8'h72	-0.21875	
	8'h51	-0,73438	8 5 7 73	-0.20313	
	8'h52	0.71875	8'h74	-0.1875	
	8'h53	-0.70313	8'h75	-0.17188	
	8'h54	0.68\\\\\\	8'h76	-0.15625	
	8'h56	-0.67488	8'h77	-0.14063	
	8(h56	-0.65625	8'h78	-0.125	
	8'h5\\	-0.64063	8'h79	-0.10938	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-0.625	8'h7A	-0.09375	
	8 n59	-0.60938	8'h7B	-0.07813	
((\8'h5₽	-0.59375	8'h7C	-0.0625	
) \$ 'h5B	-0.57813	8'h7D	-0.04688	
	8'h5C	-0.5625	8'h7E	-0.03125	
(/)	8'h5D	-0.54688	8'h7F	-0.01563	
	8'h5E	-0.53125	8'h80	0	
	8'h5F	-0.51563	8'h81~8'hFE	Inbibit	
	8'h60	-0.5	8'hFF	Halt	
	8'h61	-0.48438			
	VCM DEC EN S	alact the Veem value	o from VCM DEG [7:01 or NV momony	

VCM_REG_EN: Select the Vcom value from VCM_REG [7:0] or NV memory.

0: VCOM value from NV memory.

1: VCOM value from VCM_REG [7:0].

VCM_OUT [7:0]: NV memory programmed value.



Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Status Default Value Power On Sequence VCM_REG[70]=8*hCo, VCM_REG_EN=1'b0 WCM_REG_EN=1'b0	Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Pes Sleep In Status Default Value Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REQ_EN=1'b0 SW Reset No change	_			
Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence VCM_REG[7:0]=8'hC0_VCM_REG_EN=1'b0 SW Reset No change	Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence VCM_REG[7:0]=8'hC0_VCM_REG_EN=1'b0 SW Reset No change			Status	Availability
Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence VCM_REG[7:0]=8'hC9, VCM_REG_EN=1'b0 SW Reset No change	Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence VCM_REG[7:0]=8'hC9, VCM_REG_EN=1'b0 SW Reset No change		Normal Mode	On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence VCM_REG[7:0]=8'hC9_VCM_REQ_EN=1'b0 SW Reset No change	Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Power On Sequence VCM_REG[7:0]=8'hC9_VCM_REQ_EN=1'b0 SW Reset No change		Normal Mode	On, Idle Mode On, Sleep Out	Yes
Status Default Value Power On Sequence VCM_REG[7:0]=8'hC9, VCM_REQ_EN=1'b0 Default SW Reset No change	Status Default Value Power On Sequence VCM_REG[7:0]=8'hC9, VCM_REQ_EN=1'b0 Default SW Reset No change		Partial Mode (On, Idle Mode Off, Sleep Out	Yes
Status Default Value Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REQ_EN=1'b0 Default SW Reset No change	Status Default Value Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REQ_EN=1'b0 Default SW Reset No change		Partial Mode 0	On, Idle Mode On, Sleep Out	Yes
Default Power On Sequence VCM_REG[7:0]=8'hC8, VCM_REQ_EN=1'b0 SW Reset No change	Default Power On Sequence VCM_REG[7:0]=8'hC8, VCM_REG_EN=1'b0 SW Reset No change			Sleep In	Yes
Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REG_EN=1'b0 SW Reset No change	Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REQ_EN=1'b0 SW Reset No change			^	
Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REG_EN=1'b0 SW Reset No change	Power On Sequence VCM_REG[7:0]=8'hC0, VCM_REG_EN=1'b0 SW Reset No change		Ctatua	Default \/	alua
Default SW Reset No change	Default SW Reset No change				
HW Reset VCM_REG_EN=1'b0	HW Reset VCM, REGIT-0]=8*hC0, VCM_REG_EN=1'b0	Default	SW Reset)e
			HW Reset	VCM_RECT-OF THEO, V	CM_REG_EN=1'b0
				<u> </u>	
				\rightarrow	



NVMWR (D0h): NV Memory Write

D0H		NVMWR (NV Memory Write)											
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	0	0	0	0	D0
1 st parameter	1	1	1	х	VM_D[7]	VM_D[6]	VM_D[5]	VM_D[4]	VM_D[3]	VM_D[2]	VM_D[1]	VM_D[0]	xx
This command is used to program the NV memory data. VM_D[7:0]: Use to write the data (including VCM and ID code) into the NV memory data.													
Register Availability			No Pa	ormal M artial M	lode On ode On, ode On,	, Idle M	ode Off,	Sleep O	out uut	Yes Yes Yes Yes Yes Yes	ty		
Default	<	7/			wer on SW F	Sequen Reset Reset	nce	VM	0efault V _D[7:0]= No char _D[7:0]=	=8'h00 nge			
				\rightarrow									



NVMPKEY (D1h): NV Memory Protection

D1H					NVMP	KEY (N	/ Memo	ry Prot	ection K	(ey)			
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	0	1	D1
1 st parameter	1	1	1	х	KEY[23]	KEY[22]	KEY[21]	KEY[20]	KEY[19]	KEY[18]	KEY[17]	KEY[16]	55
2 nd parameter	1	1	1	x	KEY[15]	KEY[14]	KEY[13]	KEY[12]	KEY[11]	KEY[10]	KEYIƏ	KEY[8]	АА
3 rd parameter	1	1	1	х	KEY[7]	KEY[6]	KEY[5]	KEY[4]	KEY[3]	KEK[X]	KENAT	KEY[0]	66
Description	must	be s	et as	0x55/	AA66 to		OTP p		//	iting OV register	· 1	this regi	
Restriction							7		1/	<u> </u>			
Register Availability	<	\ \	N	ormal A	Mode Or	n, Idle M	lode Off, ode Off,	, Sleep	Out Out	Availab Yes Yes Yes Yes			
Default			Pov	SW F	Sequen	ice			No ch	24'h55A			



RDNVM (D2h): NV Memory Status Read

D2H		RDNVM (NV Memory Status Read)											
	D/CX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	1	0	0	0	1	0	D2
1 st parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd parameter	1	1	1	х	0	0	0	0	0	(\	PGM_C NT1	PGM_C NT0	xx
3 rd parameter	1	1	1	х	NV_VCN [7]	NV_VCM [6]	NV_VCN [5]	NV_VCN [4]	[3] / / N^_^CM	NA^ACW	NA ACM	NV_VCN [0]	xx
Description	when	PGM_CNT[1:0]: NV memory programmed record. The bit will increase the automatically when writing the NV_VCM [7:0]. PGM_CNT[1:0] Description 00											
Restriction				> \	> *								
Register Availability			Norm Parti	nal Mode al Mode al Mode	e On, Id e On, Id o On, Idl	le Mode	On, SI	eep Ou	t	yailabilit Yes Yes Yes Yes Yes Yes	у		



RDID2(D3h): Read ID4

D3H						RD	ID4 (Rea	ad ID4)					
	DCX	RDX	WRX	D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	0	0	1	1	D3
1 st parameter	1	↑	1	x	x	х	х	х	х	x	х	х	Х
2 nd parameter	1	↑	1	xx	ID41[7]	ID41[6]	ID41[5]	ID41[4]	ID41[3]	ID41[2]	ID41[1]	ID41[0]	00
3 rd parameter	1	↑	1	xx	ID42[7]	ID42[6]	ID42[5]	ID42[4]	ID42[3]	ID42[2]	1042[1]	ID42[0]	94
4 th parameter	1	↑	1	xx	ID43[7]	ID43[6]	ID43[5]	ID43[4]	ID43[3]	VD4342J	HD43NJ	xD43[0]	86
	Read	d ID de	vice cod	le.				/					
	The	1 st para	ameter is	s dummy	read peri	od.				$// \rangle$			
Description	The	2 nd par	ameter r	means th	e IC vers	ion.	^			\vee			
	The	3 rd and	l 4 th para	ameter me	ean the IC	C model ı	name.		\searrow				
Restriction	-					\nearrow	1	7	>				
							\wedge						
		Status Availability											
		No	ormal M	ode Or	Kale Mo	de Off, S	Sleep Ou	ut			Yes		
Register		No	ormal M	ode On,	Idle Mo	de On, S	Sleep O	ut			Yes		
Availability		Pa	arti a l Mo	ode Øŋ,	Idle Mod	de Off, S	Sleep Ou	ıt			Yes		
		Pá	actial W	ade On,	Idle Mod	de On, S	Sleep Ou	ıt			Yes		
	((7		Sleep In						Yes		
		$\overline{/}$	$\overline{}$	\rightarrow									
((\searrow										
		Status Default Value											
((')	Power On Sequence ID4=24'h009486h											
Default		SW Reset No change											
				HW Res	set			ı	D4=24'h	009486	h		
							1						



Gamma Setting (E0h)

E0H						Ga	mma S	etting					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	1	0	0	0	E0
1 st parameter	1	1	↑	х	0	KP1[2]	KP1[1]	KP1[0]	0	KP0[2]	KP0[1]	KP0[0]	00
2 nd parameter	1	1	1	х	0	KP3[2]	KP3[1]	KP3[0]	0	KP2[2]	KP2[1]	KP2[0]	44
3 rd parameter	1	1	1	х	0	KP5[2]	KP5[1]	KP5[0]	0	K P 4[2]	KP4[1]	KP4[0]	06
4 th parameter	1	1	1	х	0	RP1[2]	RP1[1]	RP1[0]	0~	RP0[2]	RP0[1]	RP 0[0]	44
5 th parameter	1	1	↑	х	0	0	0	VRP0[4]	VRP0(3)	VRP0[2]	VRPOPIJ	VRP0[0]	0A
6 th parameter	1	1	↑	Х	0	0	0	VRP1[4	VRP1[3]	VPP1(2]	VRP1[1]	VRP1[0]	08
7 th parameter	1	1	↑	х	0	KN1[2]	KN1[1]	KN (0]	19	KN0[2]	KN0[1]	KN0[0]	17
8 th parameter	1	1 1 ↑ x 0 KN3[2] KN3[1] KN3[0] 0 KN2[2] KN2[1] KN2[0] 33									33		
9 th parameter	1	1 1 ↑ x 0 KN5[2] KN5[N KN5[0] 0 KN4[2] KN4[1] KN4[0] 77									77		
10 th parameter	1	1	↑	х	0	RN1[2]	RN1[1]	RN1[0]	70	RN0[2]	RN0[1]	RN0[0]	44
11 th parameter	1	1	↑	х	0/	\bigcirc_0	/9/	VRN0(4)	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]	08
12 th parameter	1	1	↑	х	$\langle \langle$	9>	B	VRN1[4]	VRN1[3]	VRN1[2]	VRN1[1]	VRN1[0]	0C
Description	KP5-0	[2:0] : \	y fine a	djustme	ent re	gister fo	r positiv	ve polar	ity				
	RP1-0	[2:0] : י	γ gradié	ent adju	stinge	nt regist	er for p	ositive	oolarity				
	VRP0	[4:0], V	RR114:	0): xar	nplit.	lide adju	stment	register	for pos	itive pol	arity		
	VRP0[4:0], VRR1[4:0]: vamplitude adjustment register for positive polarity KN5-0[2:0]: γ fine adjustment register for negative polarity												
	RN1-0[2:0] oradient adjustment register for negative polarity												
	VRN0	[X-O], V	RM [4:	0] : γ aı	mplit	ude adju	stment	registe	r for neg	ative po	olarity		
	1/		<u> </u>										

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



Default	Status	Default Value
	Power On Sequence	As above
	SW Reset	No change
	HW Reset	As above





9. Electrical Characteristics

9.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When RM68140 is used out of the absolute maximum ratings, the RM68140 may be permanently damaged. To use the RM68140 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the RM68140 will malfunction and cause poor reliability.

item	Symbol	Value	Unit
Item	Зушьог	value	Onit
Power supply voltage	IOVCC	-0.3 ~ +5.0	/ ~/
Power supply voltage	VCI	-0.3/~/45.0	\ \
Supply voltage (Digital)	VDD	0,3~+2.0	\ \
Supply voltage (MV)	DDVDH-AGND	<u>√</u> -0.3 ~ 1 6.6	V
Supply voltage (IVIV)	DDVDL-AGND	70.3 ~ - 5.2	V
Supply voltage (HV)	VGH - VGL	-Q.3<-+33	V
Input voltage	VIN	_0.3 ≈ 10 VCC+ 0.3	V
Output voltage	VO //	√0.3 ~ 10√C+ 0.3	V
Differential input voltage	STB_CLKP/N DATA_P/N	3.3 ~ +1.8	V
Operating temperature	Topr	-40 ~ + 85	°C
Storage temperature	Tstg	-55 ~ + 125	°C

Notes

If one of the above itemsis exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation. Therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.

9.2 ESD Protection Level

Model	Test Condition	Level
Human Body Mode \\	R = 1.5 kohm / C = 100 pF	> 2.5KV
Machine Mode \	R = 0 ohm / C = 200 pF	> 250V

9.3 Latch-Up Protection Level

The device will not latch up at trigger current levels less than ±200 mA.

9.4 Light Seneitivity

The operation of the IC will not be materially altered by incident light.



9.5 DC Characteristics

9.5.1 Basic Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Related Pins
Analog Power Supply Voltage	VCI	Operation Voltage	2.5	2.8	3.6	٧	Note 1
I/O pin Power Supply Voltage	IOVCC	I/O supply voltage	1.65	1.8	3.6	V	Note 1
Logic High level input voltage	VIH	IOVCC = 1.65V ~ 3.3V	0.7*IOVCC	1	IOVCC	\	Note 2
Logic Low level input voltage	VIL	IOVCC = 1.65V ~ 3.3V	0.0	1	0.3* IOVCC	X	Note 2
Logic High level Output voltage	VOH	lout = -1 mA	0.8* IOVCC	-	labec	/ </td <td>Nøte 2</td>	Nøte 2
Logic Low level Output voltage	VOL	lout = +1 mA	0.0	\wedge	0.2* 000	$\frac{\lambda}{2}$	Note 2
Logic High level input current (Except MIPI/MDDI)	IIHD	Vin=0~IOVCC			1/1	uA	Note 2
Logic Low level input current (Except MIPI/MDDI)	IILD	Vin=0~ IOVCC			120	uA	Note 2
Logic High level input current (MIPI/MDDI)	IIHD	Vin=0~VDDAM			1	uA	Note 2
Logic Low level input current (MIPI/MDDI)	IILD	Vin=0~VDDAM	-1			uA	Note 2
		\rightarrow		$\langle \gamma \rangle$			
DDVDH booster voltage	DDVDH		\ 4.5	,	6.0	V	
DDVDL booster voltage	DDVDL		5.2		-4.5	V	
VCL booster voltage	VCL		-3.8		-2.0	V	
VGH booster voltage	VGH		/>10		17	V	
VGL booster voltage	VGL		/ -13.5		-7.5	V	
Voltage difference between VGH and VGL	VGHL	\			32	V	
VCOM Amplitude voltage	VCOM<		-2.0		0.0	V	
Gamma reference voltage	Vre gN		3.625		5.0	V	Note 3
Camilia reference voltage	Ŋ₩r e g1		-5.0		-3.625	V	Note 3
Output offset voltage	VOFSET /				TBD	mV	Note 3
Output deviation voltage	DEV	Sout≥4.0V, Sout≤1.0V			TBD	mV	Note 3
	///	1.0V <sout<4.0v< td=""><td></td><td></td><td>TBD</td><td>mV</td><td>Note 3</td></sout<4.0v<>			TBD	mV	Note 3

Notes: 1. IOVCC=1.65 to 3.6V, VCI=2.5 to 3.6V, AGND=DGND=0V.

2. TA = -30 to 70


3. Source channel loading = $10K\Omega + 15pF/channel$.



9.5.2 MIPI Characteristics

High-Speed Receiver Specification

DC Specifications



Parameter	Description	Min	Тур	Max	Units	Note
V _{CMRX(DC)}	Common-mode voltage KS receive mode	NO.		330	mV	1,2
V_{IDTH}	Differential input high threshold			70	mV	
V_{IDTL}	Differential input/low/threshold) -70			mV	
V _{IHHS}	Single-ended input high voltage	,		460	mV	1
V _{ILHS}	Single-ended input low voltage	-40			mV	1
Z _{ID}	Differential input impedance	80	100	125	Ω	

Notes:


1. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.

2. This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz



Forward high speed transmissions






Clock Parameter	Symbol	Min	Тур	Max	Units	Notes
UI instantaneous	UI _{INST}		\nearrow	12.5	ns	1,2

Notes:

1. This value corresponds to a minimum 80 Mbps data rate.

2. The minimum UI shall not be violated for any single bit period, i.e. any DDR hall cycle within a data burst.



Data-Clock Timing Specifications

Parameter	Symbol	Min	Тур	Max	Units	Notes
Data to Clock Skew [measured at transmitter]	T _{SKEW[TX]}	-0.15		0.15	UI _{INST}	1
Data to Clock Setup Time [receiver]	T _{SETUP[RX]}	0.15			UI _{INST}	2
Clock to Data Hold Time [receiver]	T _{HOLD[RX]}	0.15			UI _{INST}	2

Notes:

- 1. Total silicon and package delay budget of 0.3*UI_{INST}
- 2. Total setup and hold window for receiver of 0.3*UI_{INST}



Low power transceiver specifications

Parameters	Symbol	Condition	Min	Тур	Max	Unit
Logic high level input voltage	V_{IHCD}	Contention Detection (Lane_D0)	450		1350	mV
Logic low level input voltage	V_{ILCD}	Contention Detection (Lane_D0)	0		200	mV
Logic high level input voltage	$V_{\text{IH-LPRX}}$	LP-Rx (Lane_CK, Lane_D0, Lane_D1)	880	-	1350	mV
Logic low level input voltage	$V_{\text{IL-LPRX}}$	LP-Rx (Lane_CK, Lane_D0, Lane_D1	0 <		550	mV
Logic low level input voltage	$V_{\text{IL-ULPS}}$	LP-Rx ULPS (Lane_CK, Lane_D0, Lane_D1)	0 /			mV
Logic high level input voltage	$V_{OH\text{-}LPTX}$	Contention Detection (Lane_D0)	7./	V/,2	Y .3	V
Logic low level input voltage	$V_{\text{OL-LPTX}}$	Contention Detection (Lane_D0)	-50	70	50	mV
eSPIKE ^(1.2.3)	Fig. 2	Input pulse rejection (300	V.ps


Notes:

I Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 State.

I An impulse less than this will not change the receiver state.

In addition to the required glitch rejection, implementers shall ensure rejection of known RF-interferers.

Input Glitch Rejection of Low Power Receivers as follow







9.5.3 MDDI Characteristics

Characteristics

Parameter	Symbol	Conditions		Conditions		Specification		UNIT
		0000000	MIN	TYP	MAX			
Differential input "High"								
level voltage	V _{IT+offset}	VT=125mv (DATA_P/N)	-	100	125	mv		
(hibernation wake-up)								
Differential input "Low"				\wedge				
level voltage	V _{IT-offset}	VT=125mv (DATA_P/N)	75	100		٣v		
(hibernation wake-up)			7					
Differential input "High"	V _{IT+}	VT=0mv (STB_CLKP/N , DATA_P/N)	_ \			mv		
level voltage	V11+	VI-SIIV (STB_CERI /N , BAIA_I /N)		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	34	1110		
Differential input "Low"	V _{IT-}	VT=0mv (STB_CLKP/N , DATA_P/N)	-50		-	mv		
level voltage	V -	VI-SIIV (STB_SEIG IN , BATA_I IV)		\ <u>`</u>	_	1110		








9.6 AC Characteristics

9.6.1 Parallel Interface Characteristics (80-Series MCU)



		^ \ \ \ //				
Signal	Symbol	Parameter	min	max	Unit	Description
DCX	t _{ast}	Address setup time	0	-	ns	
DCX	t _{aht}	Address hold time (Write/Read)	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	t _{rcs}	Chip Select setup time (Read ID)	45	-	ns	
CSA	t _{rcsfm}	Chip Select setup time (Read FM)	355	-	ns	
	test	Chip Select Wait time (Write/Read)	0	-	ns	
	/f _{wc}	Write cycle	50	-	ns	
WRX	(t _{wrh}	Write Control pulse H duration	15	-	ns	
	\\t _{wrl}	Write Control pulse L duration	15	-	ns	
	t _{cim}	Read cycle	450	-	ns	
RDK(FM)	tydhfm	Read Control pulse H duration	90	-	ns	Read from frame memory
	tralfm	Read Control pulse L duration	355	-	ns	
	J trc	Read cycle	160	-	ns	
RDX(ID)	t _{rdh}	Read Control pulse H duration	90	-	ns	Read from ID
	t _{rdl}	Read Control pulse L duration	45	-	ns	
	t _{dst}	Write data setup time	10	-	ns	
	t _{dht}	Write data hold time	10	-	ns	For movimum 20=F
DB[17:0]	t _{rat}	Read access time	-	60	ns	For maximum 30pF
	t _{ratfm}			340	ns	For minimum 8 pF
	t _{rod}	Read output disable time	20	80		


Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Note: Ta = -30 to 70 $^{\circ}$ C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, GND=0V



9.6.2 Serial Interface Characteristics

3 wire Serial Interface




Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	t _{scycw}	Clock cycle (Write)	√ 66	-	ns	
	t _{shw}	Clock "H" pouse width (Write)	15	-	ns	
SCL	t _{slw}	Clock "L" pulse width (White)	15	-	ns	
	tscycr	Clock cycle (Read)	150	-	ns	-
	t _{shr}	Clock "H" pulse width (Read)	60	-	ns	
	t _{slr}	Clock L pulse width (Read)	60	-	ns	
CSX	t _{css}	Chip select setup time	60	-	ns	
COX	t _{csh}	Chip select hold time	65	-	ns	
SDA/SDI	t _{sds}	Data input setup time	10	-	ns	
SDA/SDI	ţsdh	Data input hold time	10	-	ns	-
SDA/SDO	$\int \int t_{acc}$	Access time	10	60	ns	_
304/300	$\setminus \setminus t_{od}$	Data output disable time	15	50	ns	-

Note: Legic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, GND=0V



4 wire Serial Interface




			\			
Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	t _{scycw}	Clock (Vole (Write)	66	-	ns	
	t _{shw}	Clock "H" pulse width (Write)	15	-	ns	
SCL	t _{slw}	Clock "L" pulse width (Write)	15	-	ns	
SCL	t _{scycr}	Clock eyore (Read)	150	-	ns	-
	t _{shr}	Clock "H" pulse width (Read)	60	-	ns	
	t _{slr}	Chock "L" pulse width (Read)	60	-	ns	
CSX	t _{css} <	Chip select setup time	15	-	ns	
CSA	t _{csh}	Chip select hold time	60	-	ns	
D/CX		D/CX setup time	10	-	ns	
D/CX	$//t_{ah}$	D/CX hold time	10	-	ns	
SDA/SDI	\\ t _{sds}	Data input setup time	10	-	ns	
SDA/SDI	t s _{dh}	Data input hold time	10	-	ns	-
	Tasc	Access time	10	60	ns	For maximum
SDASDO)t _d d	Data output disable time	15	50	ns	30pF For minimum 8pF

Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Note: Ta = -30 to 70 $^{\circ}$ C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, GND=0V



9.6.3 16/18-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	MIN	TYP	MAX	Unit
VS	t _{VSS}	VS setup time	15	ı	-	ns
٧٥	t∨sн	VS hold time) 15	-	-	ns
HS	t _{HSS}	HS setup time	// 15	-	-	ns
110	t _{HSH}	HS hold time	15	-	-	ns
	t _{DCYC}	PCLK offsle time	66	-	-	ns
PCLK	t _{DLW}	POLIK low pulse width	15	-	-	ns
	t _{DHW}	PCLK high pulse width	15	-	-	ns
DE	t _{DCSS}	QE setup time	15	-	-	ns
DE	t _{DCSH}	DE hold time	15	-	-	ns
D[17:0]	tods	Data setup time	15	ı	-	ns
D[17.0]	(t _{DDH})	Data hold time	15	-	-	ns

Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.


Note: Ta = -30 to 70 °C, OVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, GND=0V



9.6.4 DSI Timing Characteristics

HS Data Transmission Burst

Ø Switching the Clock Lane between HS clock transmission and Low Power Mode






Parameter	Description	Min	Тур	Max	Unit
T _{CLK-POST}	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of T _{HS-TRAIL} to the beginning of T _{CLK-TRAIL} .	60ns + 52*UI			ns
T _{CLK-TRAIL}	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
T _{HS-EXIT}	Time that the transmitter drives LP-11 following a HS burst.	100		^	ns
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V _{IL,MAX} .	Time for Dn to reach V _{TERM-EN}	(38	ns
T _{CLK-PREPARE}	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
T _{CLK-PRE}	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8		>v	UI
T _{CLK-PREPARE} + T _{CLK-ZERO}	T _{CLK-PREPARE} + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
T _{D-TERM-EN}	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses	Time for Dn to reach V _{TERM-EN}		35 ns +4*UI	
T _{HS-PREPARE}	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns + 4*UI		85 ns + 6*Ul	ns
T _{HS-PREPARE} + T _{HS-ZERO}	T _{HS-PREPARE} + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145ns + 10*UI			ns
T _{HS-TRAIL}	Time that the transmitter drives the flipped differential-state after last payload data bit of a HS transmission burst	96*UI			ns



Ø Turnaround Procedure



Parameter	Description	Min	Тур	Max	Unit	Notes
$T_{LPX(M)}$	Transmitted length of any Low-Pewer state period of MCU to display module	50		150	ns	1,2
T _{TA-SURE(M)}	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(M)}$		2*T _{LPX(M)}	ns	2
$T_{LPX(D)}$	Transmitted length of any Low-Power state period or display module to MCU	50		150	ns	1,2
$T_{TA-GET(D)}$	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.	5*T _{LPX(D)}			ns	2
T _{TA-GO(D)}	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.	4*T _{LPX(D)}			ns	2
T _{TA} -sure(D)	Time that the MPU waits after the LP- 10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	T _{LPX(D)}		2*T _{LPX(D)}	ns	2

NOTE:

- 1. T_{LPX} is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.
- 2. Transmitter-specific parameter




9.6.5 MDDI Timing Characteristics

(AGND=DGND=0V, IOVCC=1.65V to 3.3V, VDD=2.5V to 3.6V, Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit
STB_CLKP/N DATA_P/N	1/Tbit	Data transfer rate	-	-	400	Mbps
STB_CLKP/N DATA_P/N	Tskew-pair	Differential transfer input skew	-	-	0.25	ns
STB_CLKP/N DATA_P/N	Tskew-data	Data/Strobe input skew	-	-	0.45 * Tbit	ns
DATA_P	DDI positive : / STB_CLKF / STB_CLKN	skew-pair			T ₁ T _{skew-pair}	
Skew between DA	ATA_P/N and	STB_CLKP/N				
	FA_R/N	T _{skew-data}			T _{skew-data}	1



9.6.6 Reset Timing



Reset input timing:

IOVCC=1.65 to 3.6V, VCI=2.5 to 3.6V, AGND=DGND=0V, Ta=-40 to 85°C

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t _{RESW}	*1) Reset low pulse width	RESX	15	-	-/	<i>> \ </i>	μs
4	t _{REST} *2) Reset complete time	-	-	-	5	When reset applied during Steep in mode	ms
IREST		-		- <	120	When reset applied during Sleep out mode	ms


Note 1. Spike due to an electrostatic discharge on RESX ince does not cause irregular system reset according to the table below.

RESX Pulse	Action		
Shorter than 5µs	Reset Rejected		
Longer than 15μs	Reset		
Between 5μs and 15μs	Reset starts (It depends on voltage and temperature condition.)		

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Detailt condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



9.7 External Component

Pad Name	Connection	Typical Value	Max Ability	
VCI	connect to capacitor, VCI— —GND	2.2uF	6.3V	
IOVCC	connect to capacitor, IOVCC— —GND	1.0uF	6.3V	
MLDO	connect to capacitor, MLDO— —GND	1.0uF	6.3V	
DVDD	connect to capacitor, DVDD— —GND	1.0uF	6.3V	
DDVDL	connect to capacitor, DDVDL— —GND	1.0uF	10V	
DDVDH	connect to capacitor, DDVDH—II—GND	1.0uF	10V	
C13A				
C13B	connect to capacitor, C13A— —C13B	1.0uF	6.3V	
C12A C12B	connect to capacitor, C12A— —C12B	1.0uF	6.3X	
C11A C11B	connect to capacitor, C11A— —C11B	1.0u	6.3V	
C21A C21B	connect to capacitor, C21A— —C21B	1.QuF	16V	
VGL (option)	connect to capacitor, VGL— —GND	1.0uA \\	25V	
VGH (option)	connect to capacitor, VGH— —GND	1.0uP	25V	
VCL (option)	connect to capacitor, VCL— —GND	1.0uF	6.3V	
VREG1 (option)	connect to capacitor, VCL— —GND	1,QuF	6.3V	
NVREF (option)	connect to capacitor, VCL— —GND	1.0aF	6.3V	
VREF (option)	connect to capacitor, VCL— —GND	1.0uF	6.3V	