

晶采光電科技股份有限公司 AMPIRE CO., LTD.

SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AE320480C0FET00
APPROVED BY	
DATE	

□ Approved For Specifications

☑Approved For Specifications & Sample

AMPIRE CO., LTD.

4F., No.116, Sec. 1, Xintai 5th Rd., Xizhi Dist., New Taipei City 221, Taiwan (R.O.C.) 22181 新北市 汐止區新台五路一段 116 號 4F TEL:886-2-26967269, FAX:886-2-26967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

1

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2013/05/16		New Release	Alan
2013/9/27	5	Correct the Operating & Storage Temp	Alan

A. DESCRIPTION AND TABLE OF CONTENTS

AE320480C0FET00 is full-color 3.5" active-matrix organic light-emitting diode display module with HVGA pixel resolution (480x320XRGB). The driver IC used for this display module is HX-5227-A all-in-one driver which can display 16.7 M colors. The driver is mounted on the glass. Flexible printed circuit assembly bonded to the glass includes power generation circuit for the display and serves as the interconnection to drive the display module.

3

1.FEATURES

- Display technology: active matrix organic light emitting diode.

- Color depth: 16.7M color (24bit 8(R):8(G):8(B)).

- Resolution: 320(H)xRGB(H)x480(V).

- Driver IC: HX5227-A, All-in-One.

- Thickness: 1.21 mm.

- Interfaces supported:

MIPI-DBI 8/16/24 bit MPU parallel interface,

MIPI-DPI 8/16/24 data lines parallel video (RGB) interface

MIPI-DBI Serial data transfer interface

2.ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are listed on Table

1. When used outside absolute

Date: 2013/5/16

maximum ratings, the Module may be permanently damaged.

Table 1: Absolute maximum ratings

Parameter	Sumbal	Val	ues	UNIT	Notes
Parameter	Symbol	MIN	MAX	UNII	Notes
Supply Voltage	VCI	-0.3	+5.5	[V]	Maximim IC rating
Supply Voltage	IOVCC	-0.3	+3.6	[V]	Maximim IC rating
Operating Temp.	T _{OP}	-20℃	60℃	[%]	
Storage Temp	T _{ST}	-30℃	70℃	[%]	
Operating Humidity	H _{OP}		95	[%]	
Storage Humidity	H _{ST}		95	[%]	

5

3.ELECTRICAL CHARACTERISTICS

Using the module within the following specifications is strongly recommended for normal operation. If these characteristics are exceeded during normal operation, the display module may malfunction and cause poor reliability.

Table 2: Electrical specifications

Darameter	Symbol		Values		Unit	Notes
Parameter	Symbol	MIN	TYP	MAX	Unit	Notes
Power supply voltage	VCI	3.3	3.7	4.2	[V]	
Fower supply voltage	IOVCC	1.65	-	3.3	[V]	
Power supply current	I_VCI	-	200	500	[mA]	Note [1]
(normal operation)	I_IOVCC	-	-	300	[μA]	
Power supply current	I_VCI	-	3.5	7		Note [2]
(Sleep-in mode)	I_IOVCC	-	11 .	- - †	-11	Note [3]
Module Power consumption (normal operation)	Pc_n	-	0.7	1.5	[W]	Note [1]
Input High Voltage	V _{IH}	0.7xIOVCC		IOVCC	[V]	
Input Low Voltage	V _{IL}	-0.3V	. Th.	0.3xIOVCC	[V]	
Output high voltage (DB0-23 Pins, SDA)	V _{OH1}	0.8xIOVCC	1	-	[V]	
Output low voltage (DB0-23 Pins, SDA)	V _{OL1}			0.2xIOVCC	[V]	

Note:

Date: 2013/5/16

- [1] MAX value corresponds to displaying flat white image at maximum brightness.
- [2] will be verified after module manufacturing and characterization; listed value is based on Drive-IC test:
- [3] will be verified after module manufacturing and characterization; listed value is based on Drive-IC test and Power IC specification.

For detailed description of electrical/command data and timing, please refer to Driver IC specification.

4.INTERFACE

4.1. Block-diagram

Block-diagram of AMOLED display module is shown in Figure 1.




Figure 1: Block-diagram of AMOLED display module

4.2. Pin assignment of module connector

61-pin FPC connector is used to connect electronics interface and power of the module. The connector is a model # 04-6296-061-931-846+ manufactured by Kyocera.

Table 3: Module connector pin configuration

Pin no.	I/O	Symbol		Function	on	
1	-	NC	-		4	t
2	-	NC	-			+
3	-	NC	-			***************************************
4	Р	VSS	Ground.			h. Ψ
5	Р	VSS	Ground.		4. 4.	
6	Р	VSS	Ground.		# # #	
7	Р	VCI	A power supply fo	r the analog powe	r, DC/DC converter.	
8	Р	VCI		r the analog powe	er, DC/DC converter.	
9	Р	VSS	Ground.	4.	***************************************	
10	Р	VSS	Ground.	'++	_ T	
11	Р	IOVCC	A power supply fo			
12	Р	IOVCC	A power supply fo		d logic power.	
13	0	SDO	Serial data output.			
14	0	TE	Serves TE (Tearin	g Effect) pin on N	MPU interface.	
15	I/O	DB23	+			
16	I/O	DB22				
17	I/O	DB21	1			
18	I/O	DB20	, Th			
19	I/O	DB19	++. +-			
20	I/O	DB18	# 4. 4.			
21	I/O	DB17	T 'H			
22	I/O	DB16	Interface mode	Command	Data	
23	I/O	DB15	DBI 8-bit	DB7~0	DB7~0	
24	I/O	DB14			DB1~0	
25	I/O	DB13	DBI 16-bit	DB7~0	DB15~0	
26	I/O	DB12	DBI 24-bit	DB7~0	DB23~0	
27	I/O	DB11				
28	I/O	DB10	DPI 8-bit	SDA	DB7~0	
29	I/O	DB9	DPI 16-bit	SDA	DB15~0	
30	I/O	DB8				
31	I/O	DB7	DPI 24-bit	SDA	DB23~0	
32	I/O	DB6				
33	I/O	DB5]			
34	I/O	DB4]			
35	I/O	DB3]			
36	I/O	DB2]			
37	I/O	DB1]			
38	I/O	DB0				
39	I/O	SDA	Serial data input/o	utput.		

			ь.		-					
40	I	DOTCLK		Dot clock signal. If this pin is not used, please connect it to VSS or IOVCC.						
41	- 1	DE		A data enable signal in DPI I/F mode. If this pin is not used, please connect it to VSS or IOVCC.						
42	ı	HSYNC	Line	sync	hron	izing	signal.		it to VSS or IOVCC.	
40	<u> </u>	VOVALO							e. (Input pad).	
43	1	VSYNC	If this	s pin	is no	t use	ed, please c	onnect	it to VSS or IOVCC.	
44	ı	RDX_E	DBI level If this	Type s pin	e-B: is no	Serv	es as a rea ed, please d	ad sign onnect	Read/Write enable. al and read data at it to VSS or IOVCC.	
45	I	WRX_SCL	DBI low l	Type evel.	-B m DBI	node Type	: Serves as e-C mode: it	a write	able, 1: Read/Write en e signal and write dat s as SCL (Serial Cloc it to VSS or IOVCC.	a at the
46	ı	DCX	DBI If this	Type s pin	-C O is no	ptior ot use		omman	ction pin d Selection pin. it to VSS or IOVCC.	
47	1	CSX	Chip select signal. Low: chip can be accessed; High: chip cannot be accessed. If this pin is not used, please connect it to VSS or IOVCC.							
48	I	RESX		•					alizes the LSI. Must bected to VSS or IOVO	
49	1	BS0	BS 3	BS 2	BS 1	BS 0	MPU inte mod		DB pins	
50	1	BS1	0	0	0	0	DBI TYPE-	B 8-bit	DB23-DB8: Unused DB7-DB0: Data	
51	ı	BS2	0	0	0	1	DBI TYPE- bit	B 16-	DB23-DB16: Unused DB15-DB0: Data	
			0	1	0	0	DBI TYPE- bit	B 24-	DB23-DB0: Data	
52	ı	BS3	0	1	0	1	DBI TYPE- Option 1	С	SDA, DB23-DB0	
			0	1	1	0	DBI TYPE- Option 3	С	SDA, DB23-DB0	
53	Р	VCI	A po	wer	supp	v for		power	DC/DC converter.	
54	P	VCI							DC/DC converter.	
55	P	VSS	Grou			,		p = 1.001		
56	P	VSS	Grou							
57	P	VSS	Grou							
58		NC NC	-	arid.						
59	-	NC	-							
		NC	+							
עט ן	-	I NG	-							
60 61	-	NC NC	-							

4.3. Interface characteristics

4.3.1 DBI Type B interface characteristics

Table 4: DBI Type B interface characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DCX	tAST tAHT	Address setup time Address hold time (Write/Read)	0 10	-	ns	-
CSX	tCS tRCS tRCS tCSF	Chip select setup time (Write) Chip select setup time (Read register) Chip select setup time (GRAM) Chip select wait time (Write/Read)	10 45 355 10	- - -	ns	-
WRX_SCL	tWC tWC tWC tWRH tWRL	Write cycle (write register) Write cycle (write GRAM@SLPOUT) Write cycle (write GRAM@SLPIN) Control pulse "H" duration Control pulse "L" duration	50 47 100 15 15	740 740 740 - -	ns	-
RDX_E	tRC tRC tRDH tRDL tRDL	Read cycle (read register) Read cycle (GRAM) Control pulse "H" duration Control pulse "L" duration(read register) Control pulse "L" duration(GRAM)	160 450 90 35 345	- - - -	ns	-
DB[23:0]	tWDT tWHT tRACC tRACC tROH	Data setup time Data hold time Read access time(read register) Read access time(GRAM) Output disable time	10 10 - - 10	- 40 340 -	ns	For maximum CL=30pF For minimum CL=8pF

Notes: (1) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

(2) Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

10

4.3.2 DBI Type C interface characteristics




Figure 2: DBI Type C Interface Characteristics

Table 5: DBI Type C Interface Characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
	tcss	Chip select setup time (Write)	15	-		
CSX	tcss	Chip select setup time (Read)	60	-	ns	
CSA	tcsn	Chip select hold time (Write)	15	-	115	_
	tcsn	Chip select hold time (Read)	65	-		
DCX	tast	Address setup time	0	-	ne	
DCX	taht	Address hold time (Write/Read)	10	-	ns	-
WRX SCL	twc	Write cycle	66	-		
(Write)	twrn	Control pulse "H" duration	15	-	ns	-
(write)	twrL	Control pulse "L" duration	15	-		
WRX SCL	- trc	Read cycle	150	-		
(Read)	tron	Control pulse "H" duration	60	-	ns	-
(Reau)	trdl	Control pulse "L" duration	60	-		
SDA	tos	Data setup time		-	no.	
(Input)	tor	Data hold time	10	-		For maximum CL=30pF
SDA	tracc	Read access time	10	50	ns	For minimum CL=8pF
(Output)	top	Output disable time	15	50	115	

Note: (1) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Date: 2013/5/16

(2) Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

4.3.3 DPI (RGB) interface characteristics

Different from other interfaces that selected by setting BS3~0 pins, DPI (RGB) interface is enabled by setting RM=1 in register 0xB3h through DBI Type C (serial) interface. See Table 6. The DPI (RGB) interface includes three types, 16-/ 18-/ 24-bit data format. They are selected by setting register 0x3Ah (set_pixel_format). See Table 7.

Table 6: DPI (RGB) Interface Setup Register

B3 H		SETRGBIF(Set RGB interface related register)											
	DNC	NWR	NRD	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	-	1	0	1	1	0	0	1	1	B3
1 st parameter	1	1	1	-	-	SDO _EN	1	-	DPL	HSPL	VSPL	EPL	00
2 ^{no} parameter	1	1	1	-			ENC[2:0]		-	-	DM	RM	00

This command is used to set RGB interface related register

SDO EN: SDO pin enable.

SDO_EN	Input pin	Output pin
1	SDA	SDO
0	SDA	SDA

EPL: Specify the polarity of Enable pin in RGB interface mode.

EPL	ENABLE pin	Display image	Operation
0	High	Enable	Write data to D17-0
0	Low	Disable	Disable
1	High	Disable	Disable
1	Low	Enable	Write data to D17-0

VSPL: The polarity of VSYNC pin. When VSPL=0, the VSYNC pin is Low active. When VSPL=1, the VSYNC pin is High active.

Description

HSPL: The polarity of HSYNC pin. When HSPL=0, the HSYNC pin is Low active. When HSPL=1, the HSYNC pin is High active.

DPL: The polarity of DOTCLK pin. When DPL=0, the data is read on the rising edge of DOTCLK signal. When DPL=1, the data is read on the falling edge of DOTCLK signal.

DM: Specify the operation mode of LCD display. DM allows the switch operation between the internal clock operation mode and external display interface mode (RGB and VSYNC interface mode).

DM	Operation Mode
0	System interface
1	RGB interface

RM: Specify the access interface of GRAM. The setting value is not affected by the operation mode of LCD display. For example: In RGB interface operation mode, the

data can be access to GRAM through RGB interface when RM=1, and then also access to GRAM through system interface when RM=0.

RM	Access Interface
0	System interface
1	RGB interface

Note: (1) The register is set only through the system interface.

(2) A DOTCLK input and Data transfers must be executed in dot unit (R, G, B) for 6-bit bus RGB interface mode.

ENC[2:0]: Set the GRAM write cycle through the RGB interface

ENC[2:0]	GRAM Write Cycle
000	1 frame
001	2 frame
010	3 frame
011	4 frame
100	5 frames
101	6 frames
110	7 frames
111	8 frame

Restriction Must enable SETEXTC command

Register Availability

N	flust enable SETEXTC command		
	Status	Availability	
	Normal Mode On, Idle Mode Off, Sleep	Yes	
	Out		
	Normal Mode On, Idle Mode On, Sleep	Yes	
	Out		
	Partial Mode On, Idle Mode Off, Sleep	Yes	
	Out	Tes	
	Partial Mode On, Idle Mode On, Sleep	Yes	
	Out		
	Sleep In or Booster Off	Yes	

Table 7: DPI (RGB) Interface Data Format Setup Register

Register 3Ah	DB23	DB22	DB21	DB20	DB19	DB18	DB1 7	DB1 6	DB1 5	DB1 4	DB1 3	DB1 2	DB1	DB1 0	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DPI Interface mode
50h	x	х	x	x	×	x	х	х	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	16-bit 65K-Color
60h	х	х	х	х	х	х	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	В1	В0	18-bit 262K-Color
70h	R7	R6	R5	R4	R3	R2	R1	RO	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	В3	B2	B1	В0	24-bit 16.7M-Color




Figure 3: General timings for RGB I/F-1

Table 8: DPI interface characteristics-1

ltem	Symbol	Condition		Unit			
item	Symbol	Condition	Min.	Тур.	Max.	Oilit	
Vertical sync. Setup Time	VSST	-	10	-	-	ns	
Vertical sync. Hold Time	VSHT	-	10	-	-	ns	
Horizontal sync. Setup Time	HSST	-	10	-	-	ns	
Horizontal sync. Hold Time	HSHT	-	10	-	-	ns	
Pixel Clock Cycle	PCLKCYC	24-/18-/ 16-bit 8-bit	47 33	-	-	ns	
Pixel Clock Setup Time	PLCKLT	-	10	-	-	ns	
Pixel Clock High Time	PCLKHT	-	10	-	-	ns	
Data Setup Time DB[17:0], Enable	DST	-	10	-	-	ns	
Data Hold Time DB[17:0], Enable	DHT	-	10	-	-	ns	

Note: (1) Signal rise and fall times are equal or less than 20ns.

Date: 2013/5/16

(2) Measure of input signals are using 0.3xIOVCC for low state and 0.7xIOVCC for high state.




Figure 4: General timings for RGB I/F-2

Table 9: DPI interface characteristics-2

ltem	Cumbal	Condition	S	pecification	on	Unit	
item	Symbol	Condition	Min	Тур.	Typ. Max		
Vertical Timing		'# ₁ # '					
Vertical cycle period	Tvp	<u> </u>	486	-	-	HS	
Vertical low pulse width	Tvs	7	2	-	-	HS	
Vertical front porch	TVFP	++++ +++++++++++++++++++++++++++++++++	2	-	-	HS	
Vertical back porch	T _{VBP}	- + + -	2	-	-	HS	
Vertical blanking period	TVBL	T _{VBP+} T _{VFP}	6	-	-	HS	
-	# #		-		-	HS	
Vertical active area	T _{VDISP}	-	-	480	-	HS	
	TT 1				-	HS	
Vertical refresh rate	T _{VRR}	Frame rate	50	60	70	Hz	
Horizontal Timing	+.						
Horizontal cycle period	THP	-	326	-	-	DOTCLK	
Horizontal low pulse width	T _{HS}	-	2	-	-	DOTCLK	
Horizontal front porch	T _{HFP}	-	2	-	-	DOTCLK	
Horizontal back porch	T _{HBP}	-	2	-	-	DOTCLK	
Horizontal blanking period	T _{HBL}	T _{HBP} + T _{HFP}	6	-	-	DOTCLK	
Horizontal active area	THDISP	-	-	-	-	DOTCLK	
Pixel clock cycle TVRR=60Hz	f _{CLKCYC}	-	9	-	-	MHz	

Note: (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V

(2) Data lines can be set to "High" or "Low" during blanking time – Don't care.

(3) HP is multiples of PCLK.

5.POWER ON/OFF TIMING AND POWER SEQUENCE

5.1. Power-On timing




Figure 5: Power-on timing

Table 10: Power-on timing parameters

Parameter		Unit				
Parameter	MIN	TYP	MAX	Onit		
T ₁	10	-	-	μs		
T ₂	6	-	-	ms		
T ₃	2	-	-	ms		
T ₄	-	-	10	ms		
T_5			4	ms		

5.2. Power-off timing




Figure 6: Power-off timing

Table 11: Power-off timing parameters

Parameter		Unit			
rarameter	MIN	TYP	MAX	Oilit	
T ₁	-	-	5	ms	
T ₂	5	-	-	ms	
T ₃	1	-	-	ms	
T ₄	0	-		ms	

5.3. Power ON/OFF sequence

Date: 2013/5/16

IOVCC and VCI can be applied in any order. IOVCC and VCI can be powered down in any order. During power off, display is in the Sleep Out mode, IOVCC must be powered down minimum 120msec after RESX has been released. During power off, if display is in the Sleep In mode, IOVCC and VCI can be powered down minimum 0msec after RESX has been released. CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX. There will be no damage to the display module if the power sequences are not met. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence. Please refer to Driver IC specifications for further details.

6. OPTICAL CHARACTERISTICS

Optical characteristics are determined after the unit has been 'ON' and stable at 30% of full white for approximately 30 minutes in a dark environment at 25°C. The

values specified are at a viewing angle of Φ and Θ equal to 0°. Figure 8 represents additional illustration about measurement method.

The chromaticity coordinates CIEx,y for R, G, B, W are defined as color coordinate value on the CIE 1931 color chart.

Contrast ratio is defined by the following formula:

Luminance of all pixels on at full white

Contrast Ratio = Luminance of full black

The viewing angle is defined as shown on Figure 9. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.

Table 6: Optical characteristics of display module

PARAMETER		Value		UNITS	COMMENTS	
PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTO	
Normal mode Luminance	·	200	-	cd/m ²	Display Average	
CIEx (White)	-	0.33	-			
CIEy (White)	1111 - 111	0.35	-			
CIEx (Red)		0.66	-			
CIEy (Red)	-	0.34	-		x, y (CIE 1931)	
CIEx (Green)	-	0.33	-			
CIEy (Green)	-	0.62	-			
CIEx (Blue)	-	0.15	-			
CIEy (Blue)	-	0.14	-			
Dark Room Contrast	100000:1	-	-			
Viewing Angle	5	-	175	degree		
Response Time	-	1	-	us		

19




Figure 8: Optical measurement apparatus




Figure 8: Definition of viewing angle

7. MECHANICAL CHARACTERISTICS

Table 7 below provides general mechanical characteristics of the display module. Mechanical drawing of the display module is shown in Figure 10 on the next page.

Table 7: Mechanical characteristics of display module

NO	ITEM	SPECIFICATION	UNIT		
1	Dot Matrix	320 x 3 x 480	dot		
2	Pixel Pitch	0.51 (W) x 0.153 (H)	mm ²		
3	Active Area	48.96 (W) x 73.44 (H)	mm ²		
4	Panel Size	52.9 (W) x 83.5 (H)	mm ²		
5	Module Size	52.9 (W) x 120.6 (H) x 1.21 (D)	mm ³		
6	Diagonal A/A size	3.5	inch		
7	Module Weight	Module Weight TBD			

8. RELIABILITY

Category	Description	Test conditions
	High temperature storage	+70°C/240H
	Low-temperature storage	-20°C/240H
Storage Environment	Temperature cycle	-40°C (60m) / 85°C(60m) 72H total
	High temperature, high humidity storage	60°C/95%/72H
	High temperature operation	+60°C/72H
Operation Environment	Low temperature operation	-20°C/72H
Mechanical	Vibration	10 to 55 Hz, 0.15 mm 20 cycles for each X,Y,Z

9.OUTLINE DIMENSION

