{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":52912583,"defaultBranch":"master","name":"ply","ownerLogin":"iovisor","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2016-03-01T21:49:00.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/12766186?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1669761210.073847","currentOid":""},"activityList":{"items":[{"before":"1d7bbb7a2752e39fac8e7b58badfae05702f9aec","after":"1b57943db56692924bccb61c271de24a8264d8df","ref":"refs/heads/master","pushedAt":"2023-05-19T08:11:51.638Z","pushType":"push","commitsCount":2,"pusher":{"login":"wkz","name":"Tobias Waldekranz","path":"/wkz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/574546?s=80&v=4"},"commit":{"message":"riscv32: Initial support for riscv32\n\nThis patch provides initial support on the riscv32 architecture, ply\ncan now be compiled and installed on riscv32 and works fine.\n\nThe implementation came from 7f9085b Initial support for riscv64, and\nfix s64/u64 data type with t_sllong/t_ullong.\n\nChange-Id: Ia5957927098543d3846f27f18bf290918bc155ed\nSigned-off-by: Ism Hong <ism.hong@realtek.com>","shortMessageHtmlLink":"riscv32: Initial support for riscv32"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADL_0TqgA","startCursor":null,"endCursor":null}},"title":"Activity · iovisor/ply"}