PCI Devices

Basics

This section instructs how to model a basic PCI device in QEMU. We will call out device sample-pci and will implement it in hw/itc/sample-pci. The specifications of sample-pci are as follows:

- 1 BAR that exists in memory space
- Reading register 0 returns 1
- Reading register 1 returns 0
- Writing to register 0 prints | Hello\n
- Writing to register 1 prints | World!\n
- The vendor is QEMU
- The device is a VGA device (even though it most certainly isn't)

First, let's add the device to Makefile.objs . Since not all architectures support PCI, make will crash if we use common-obj-y like the last samples, thus we have to use our own configuration variable, CONFIG SAMPLEPCI.

Makefile.objs - Adding sample-pci

```
common-obj-$(CONFIG_SAMPLEPCI) += sample-pci.o
```

To define CONFIG_SAMPLEPCI, we must make a Kconfig file in hw/itc.

This tells make to add sample-pci only if PCI is enabled.

Kconfig

```
config SAMPLEPCI
bool
default y if TEST_DEVICES
depends on PCI
```

Now we can get to implementing sample-pci. We will start with a simple skeleton that is similar to the sample MMIO device.

sample-pci.c - Basic Skeleton

```
#include "qemu/osdep.h"
#include "hw/pci/pci.h"
#include "hw/hw.h"
#include "gemu/module.h"
#define TYPE SAMPLE PCI DEVICE "sample-pci"
#define SAMPLE PCI DEVICE(obj) OBJECT CHECK(SamplePCIDeviceState
typedef struct SamplePCIDeviceState {
    PCIDevice parent;
   MemoryRegion mmio;
} SamplePCIDeviceState;
static uint64 t sample pci device read(void *opaque, hwaddr addr
printf("**READ**\n");
return 0;
static void sample pci device write (void *opaque, hwaddr addr, u
printf("**WRITE**\n");
}
static const MemoryRegionOps sample pci device ops = {
Iread = sample pci device read,
Dwrite = sample pci device write,
Device Little Endian
};
static void sample pci device realize (PCIDevice *dev, Error **er
SamplePCIDeviceState *sample = SAMPLE PCI DEVICE(dev);
    memory region init io(&sample->mmio, OBJECT(dev), &sample pc
}
static void sample pci device uninit (PCIDevice *dev) {
}
static void sample_pci_init(ObjectClass *klass, void *data) {
    DeviceClass *dc = DEVICE CLASS(klass);
```

```
PCIDeviceClass *k = PCI DEVICE CLASS(klass);
    k->realize = sample pci device realize;
    k->exit = sample pci device uninit;
    k->vendor id = PCI VENDOR ID QEMU;
    k->device id = PCI DEVICE ID QEMU VGA;
    k->revision = 0x00;
    k->class id = PCI CLASS DISPLAY VGA;
    set bit (DEVICE CATEGORY MISC, dc->categories);
}
static InterfaceInfo interfaces[] = {
        { INTERFACE CONVENTIONAL PCI DEVICE },
        { },
    };
static const TypeInfo sample pci info = {
                  = TYPE SAMPLE PCI DEVICE,
    .name
             = TYPE PCI_DEVICE,
    .parent
    .instance size = sizeof(SamplePCIDeviceState),
    .class init = sample pci init,
    .interfaces = interfaces,
};
static void sample pci register types (void) {
    type register static (&sample pci info);
}
type init(sample pci register types)
```

For the most part, this skeleton is the similar the MMIO sample. However, there are some important additions to make note of.

Firstly, PCIDevice objects have additional exit functions. These functions allow for proper handling of freeing memory or finishing threads. As there are no extra things in our sample device, our exit function is empty.

```
static void sample_pci_device_uninit(PCIDevice *dev) {
}
```

The initialization function also has some changes, in particular for setting ID information.

```
static void sample_pci_init(ObjectClass *klass, void *data)
DeviceClass *dc = DEVICE_CLASS(klass);
```

```
PCIDeviceClass *k = PCI DEVICE CLASS(klass);
      k->realize = sample pci device realize;
      k->exit = sample pci device uninit; <math>\square
      k->vendor id = PCI VENDOR ID QEMU; \square
      k->device id = PCI DEVICE ID QEMU VGA; <math>\Box
      k->revision = 0x00;
      k\rightarrowclass id = PCI CLASS DISPLAY VGA; \square
      set bit(DEVICE CATEGORY MISC, dc->categories);
 }
☐ This registers the exit function.
☐ This sets the vendor to be QEMU. This id is equivalent to 0x1234.
☐ This sets the device to be a QEMU VGA device. This id is equivalent to 0x1111.
☐ This sets the class to be a VGA device.
Constants for the vendor and device IDs can be found in
 include/hw/pci/pci ids.h
Now, you can run make to make QEMU with sample-pci as a device.
Then, in your home directory, you can run
 ./build/i386-softmmu/qemu-system-i386 -monitor stdio alpine.img -
This will add the device on bus pci.0 which is the PCI bus for 1386. Once
this is up and running, you can run info gtree in the HMP terminal and you
should get an output that contains:
 dev: sample-pci, id "foo"
          addr = 04.0
          romfile = ""
           rombar = 1 (0x1)
          multifunction = false
          command serr enable = true
          x-pcie-lnksta-dllla = true
          x-pcie-extcap-init = true
           failover pair id = ""
           class VGA controller, addr 00:04.0, pci id 1234:1111 (su
And in Alpine's terminal, you can run lspci and get an output similar to:
 00:04.0 VGA compatiblecontroller: Device 1234:1111
```

This is device is sample-pci.

```
Now that we have the working skeleton, we can now add the BAR for sample-pci . Adding this BAR will require some changes to sample_pci_device_read , sample_pci_device_write , and sample pci device realize .
```

In sample_pci_device_realize , we want to register our BAR.

sample-pci.c - Registering a BAR

pci_register_bar registers mmio as a BAR.

Since sample_pci_device_read and sample_pci_device_write are the functions used for accessing our BAR, the changes to them will reflect the specifications for reading and writing to registers.

sample-pci.c - Read and Write

```
static uint64_t sample_pci_device_read(void *opaque, hwaddr
SamplePCIDeviceState *sample = *opaque;

int val = -1;

switch(addr) { □
   case 0:
    val = 1;
   break;
   case 1:
    val = 0;
   break;
}

Meturn val;
}
```

```
static void sample_pci_device_write(void *opaque, hwaddr addr, u
SamplePCIDeviceState *sample = *opaque;

switch(addr) { 
   case 0:
     printf("Hello\n");
     break;
   case 1:
     printf("World!\n");
     break;
}
```

```
addr is the address being accessed, which we use to define which register is being accessed. So, here if addr is 0, we are accessing register 0 so we should return 1. Similarly, if addr is 1, we return 0. Again, addr is the address being accessed. So, if addr is 0, we print Morld! \n.
```

```
Now we can run make and
```

./build/i386-softmmu/qemu-system-i386 -monitor stdio alpine.img again to add sample-pci with its BAR. You can see this BAR if you run info qtree in the HMP terminal you should get a return that contains:

```
dev: sample-pci, id "foo"
   addr = 04.0
   romfile = ""
   rombar = 1 (0x1)
   multifunction = false
   command_serr_enable = true
   x-pcie-lnksta-dllla = true
   x-pcie-extcap-init = true
   failover_pair_id = ""
   class VGA controller, addr 00:04.0, pci id 1234:1111 (su bar 0: mem at 0xfebf1000 [0xfebf1fff]
```

bar 0 is our newly added BAR.

Now we have implemented a basic PCI device that meets the full specifications as given.

Config Space

If you are wanting to model a PC compatible PCI device, QEMU already takes care of a lot of the config space for you. However, QEMU still leaves open the

possibility to make necessary changes to model a wider array of PCI devices.

If the device being modeled is a bridge, then the field <code>is_bridge</code> must be set to <code>true</code>. By default, it's value is <code>false</code>. <code>is_bridge</code> is used by QEMU to determine if the config space header is type 0 or type 1.

PCI Bridge

```
static void sample_pci_init(ObjectClass *klass, void *data)
DeviceClass *dc = DEVICE_CLASS(klass);

ECIDeviceClass *k = PCI_DEVICE_CLASS(klass);

...
k->is_bridge = true;
...
}
```

By default, QEMU assumes the device's config space is accessed using the CONFIG_ADDRESS and CONFIG_DATA registers. However, it is possible to write your own access methods and then use them to overwrite the default using config_read and config_write.

Config Read/Write

```
void sample_config_read(PCIDevice *pci_dev, uint32_t address, ui
...
}
uint32_t sample_config_write(PCIDevice *pci_dev. uint32_t addres
...
}
...
static void sample_pci_init(ObjectClass *klass, void *data) {
DeviceClass *dc = DEVICE_CLASS(klass);
BCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
...
k->config_read = sample_config_read;
k->config_write = sample_config_write;
...
}
```

BARs

For the most part, BARs in QEMU are similar to doing MMIO. Whether the device being modeled uses I/O space or memory space, the steps are similar and just vary on whether the type is PCI_BASE_ADDRESS_SPACE_IO or PCI_BASE_ADDRESS_SPACE_MEMORY.

```
typedef struct SamplePCIDeviceState {
PCIDevice parent;
MemoryRegion mmio;
} SamplePCIDeviceState;
static uint64 t sample pci device read(void *opaque, hwaddr addr
SamplePCIDeviceState *sample = *opaque;
  int val = -1;
  switch(addr) { □
   case 0:
      val = 1;
     break;
    case 1:
      val = 0;
      break;
meturn val;
}
static void sample pci device write (void *opaque, hwaddr addr, u
SamplePCIDeviceState *sample = *opaque;
  switch(addr) { □
    case 0:
     printf("Hello\n");
     break;
    case 1:
      printf("World!\n");
     break;
 }
}
static const MemoryRegionOps sample pci device ops = {
Iread = sample pci device read,
Dwrite = sample pci device write,
Qendianness = DEVICE LITTLE ENDIAN
};
static void sample pci device realize (PCIDevice *dev, Error **er
SamplePCIDeviceState *sample = SAMPLE PCI DEVICE(dev);
memory region init io(&sample->mmio, OBJECT(dev), &sample pci de
pci register bar (dev, 0, PCI BASE ADDRESS SPACE MEMORY, &sample-
```

```
☐ This function gives the read functionality for the memory region that will be used
for our BAR.
☐ This switch statement lets us determine the proper actions to take based on
what address is being accessed, represented in the value of addr. For our
function, it returns 1 if address 0 is being accessed and 0 if address 1 is being
accessed.
☐ This function gives the write functionality for the memory region that will be
used for our BAR.
   Note: opaque in both the read and write function are a
    SamplePCIDeviceState | because we pass our instance | sample | to
    memory region init io in the opaque argument.
\Box This switch statement serves the same purpose as the one in \Box. For our
function, it prints "Hello" if address 0 is accessed and "World!" if address 1 is
accessed.
☐ This is where our memory region is actually registered as a BAR for our device.
We pass the PCIDevice dev , the region number 0 since this is the first
BAR, the type PCI BASE ADDRESS SPACE MEMORY since our BAR uses
memory space, and finally a reference to the MemoryRegion
 sample->mmio . Since there can only be 6 BARs, the region number must be
between 0 and 5. Additionally, to set up this BAR as I/O space,
 PCI BASE ADDRESS SPACE IO would be used in place of
 PCI BASE ADDRESS SPACE MEMORY .
```

Interrupts

For PCI interrupts, QEMU uses the 4 interrupt lines, INTA#, INTB#, INTC#, and INTD#, which will be referred to as A, B, C, and D for the rest of this document. Setting up and using these interrupts in recent QEMU releases is mostly simple, as there are many PCI specific interrupt functions.

edu.c - Interrupts

```
typedef struct {
   PCIDevice pdev;
   MemoryRegion mmio;

   QemuThread thread;
   QemuMutex thr_mutex;
   QemuCond thr_cond;
   bool stopping;

uint32_t addr4;
uint32_t fact;
```

```
#define EDU STATUS COMPUTING 0x01
#define EDU STATUS IRQFACT
                                 0x80
    uint32 t status;
    uint32 t irq status;
#define EDU DMA RUN
                                 0x1
#define EDU DMA DIR(cmd)
                                 (((cmd) \& 0x2) >> 1)
# define EDU DMA FROM PCI
# define EDU DMA TO PCI
#define EDU DMA IRQ
                                 0 \times 4
    struct dma state {
        dma addr t src;
        dma addr t dst;
        dma addr t cnt;
        dma addr t cmd;
    } dma;
    QEMUTimer dma timer;
    char dma buf[DMA SIZE];
    uint64 t dma mask;
} EduState;
. . .
static void edu raise irq(EduState *edu, uint32 t val)
{
    edu->irq status |= val;
    if (edu->irq status) {
        if (edu msi enabled(edu)) {
            msi notify(&edu->pdev, 0);
        } else {
            pci set irq(&edu->pdev, 1); □
        }
    }
}
static void edu lower irq(EduState *edu, uint32_t val)
{
    edu->irq status &= ~val;
    if (!edu->irq status && !edu msi enabled(edu)) {
        pci set irq(&edu->pdev, 0); □
    }
}
```

```
static void pci edu realize (PCIDevice *pdev, Error **errp)
    EduState *edu = EDU(pdev);
    uint8 t *pci conf = pdev->config;
    pci config set interrupt pin(pci conf, 1); □
    if (msi init(pdev, 0, 1, true, false, errp)) {
        return;
    }
    timer init ms(&edu->dma timer, QEMU CLOCK VIRTUAL, edu dma t
    qemu mutex init(&edu->thr mutex);
    gemu cond init(&edu->thr cond);
    qemu thread create (&edu->thread, "edu", edu fact thread,
                       edu, QEMU THREAD JOINABLE);
    memory region init io(&edu->mmio, OBJECT(edu), &edu mmio ops
                    "edu-mmio", 1 * MiB);
   pci register bar (pdev, 0, PCI BASE ADDRESS SPACE MEMORY, &ed
}
```

```
□ pci_set_irq either raises or lowers the interrupt based on the second argument, level . level is 1 here so the interrupt is being raised.
□ level is 0 here so the interrupt is being lowered.
```

```
Note: There are additional wrappers <code>pci_irq_assert</code> and <code>pci_irq_deassert</code> which only take a <code>PCIDevice</code> as an argument, and do <code>pci_set_irq</code> with <code>level</code> as 1 and 0, respectively.
```

☐ This function call sets up interrupts on a desired pin. The first argument,

pci_conf is the config space of the device. The second argument is which interrupt to use. 1, 2, 3, and 4 correspond to A, B, C, and D, respectively.

Note: All the work of checking the interrupt pin value is handled by QEMU through pci_set_irq. There are still some devices that do the old way of using qemu_set_irq, but this should be avoided when making PCI devices.

DMA

There is no standard method of doing DMA in QEMU, however all there are many similarities between the current implementations. For this section, we will again use <code>edu.c</code> as our example code.

```
#define FACT IRQ
                       0x0000001
#define DMA IRQ
                       0x0000100
#define DMA START 0x40000
#define DMA SIZE
                       4096
typedef struct {
    PCIDevice pdev;
    MemoryRegion mmio;
    QemuThread thread;
    QemuMutex thr mutex;
    QemuCond thr cond;
   bool stopping;
   uint32 t addr4;
    uint32 t fact;
#define EDU STATUS COMPUTING 0x01
#define EDU STATUS IRQFACT 0x80
   uint32 t status;
    uint32 t irq status;
#define EDU DMA RUN
                               0 \times 1
#define EDU_DMA_DIR(cmd)
                               (((cmd) \& 0x2) >> 1)
# define EDU_DMA_FROM_PCI
# define EDU DMA TO PCI
                               0 \times 4
#define EDU DMA IRQ
    struct dma state {
        dma addr t src;
       dma addr t dst;
       dma addr t cnt;
       dma addr t cmd;
    } dma;
    QEMUTimer dma timer;
    char dma buf[DMA SIZE];
   uint64 t dma mask;
} EduState;
. . .
static dma addr t edu clamp addr (const EduState *edu, dma addr t
    dma addr t res = addr & edu->dma mask;
    if (addr != res) {
```

```
printf("EDU: clamping DMA %#.16"PRIx64" to %#.16"PRIx64"
    return res;
}
static void edu dma timer (void *opaque)
{
    EduState *edu = opaque;
   bool raise irq = false;
    if (!(edu->dma.cmd & EDU DMA RUN)) {
        return;
    }
    if (EDU DMA DIR(edu->dma.cmd) == EDU DMA FROM PCI) {
        uint64 t dst = edu->dma.dst;
        edu check range(dst, edu->dma.cnt, DMA START, DMA SIZE);
        dst -= DMA START;
        pci dma read(&edu->pdev, edu clamp addr(edu, edu->dma.sr
                edu->dma buf + dst, edu->dma.cnt);
    } else {
        uint64 t src = edu->dma.src;
        edu check range(src, edu->dma.cnt, DMA START, DMA SIZE);
        src -= DMA START;
        pci_dma_write(&edu->pdev, edu clamp addr(edu, edu->dma.d
                edu->dma buf + src, edu->dma.cnt);
    }
    edu->dma.cmd &= ~EDU DMA RUN;
    if (edu->dma.cmd & EDU DMA IRQ) {
        raise irq = true;
    }
    if (raise irq) {
        edu raise irq(edu, DMA IRQ);
    }
}
static void dma rw(EduState *edu, bool write, dma addr t *val, d
                bool timer)
{
    if (write && (edu->dma.cmd & EDU DMA RUN)) {
       return;
    }
    if (write) {
```

```
*dma = *val;
    } else {
        *val = *dma;
    }
    if (timer) {
        timer mod(&edu->dma timer, qemu clock get ms(QEMU CLOCK
    }
}
static uint64 t edu mmio read (void *opaque, hwaddr addr, unsigne
{
    EduState *edu = opaque;
    uint64 t val = ~0ULL;
    if (addr < 0x80 && size != 4) {
        return val;
    }
    if (addr >= 0x80 \&\& size != 4 \&\& size != 8) {
        return val;
    }
    switch (addr) {
...
    case 0x80:
        dma rw(edu, false, &val, &edu->dma.src, false);
        break;
    case 0x88:
        dma rw(edu, false, &val, &edu->dma.dst, false);
        break;
    case 0x90:
        dma rw(edu, false, &val, &edu->dma.cnt, false);
        break;
    case 0x98:
        dma rw(edu, false, &val, &edu->dma.cmd, false);
        break;
    }
    return val;
}
static void edu mmio write (void *opaque, hwaddr addr, uint64 t v
                unsigned size)
{
```

```
EduState *edu = opaque;
    if (addr < 0x80 && size != 4) {
        return;
    }
    if (addr >= 0x80 \&\& size != 4 \&\& size != 8) {
        return;
    }
    switch (addr) {
case 0x80:
        dma rw(edu, true, &val, &edu->dma.src, false);
        break:
    case 0x88:
        dma rw(edu, true, &val, &edu->dma.dst, false);
        break;
    case 0x90:
        dma rw(edu, true, &val, &edu->dma.cnt, false);
        break;
    case 0x98:
        if (!(val & EDU DMA RUN)) {
            break;
        dma rw(edu, true, &val, &edu->dma.cmd, true);
        break:
    }
}
```

The values for the DMA registers are held in the <code>dma</code> struct. <code>src</code> is the address to move data from, <code>dst</code> is the address to move data to, <code>cnt</code> is the number of bytes to transfer, and <code>cmd</code> initiates DMA and acts partially as a status register for the DMA process. <code>dma_buf</code> is the local buffer that stores data read from memory and writes to memory. <code>dma_mask</code> is used to mask off <code>src</code> and <code>dst</code> to make sure they have the proper number of bits.

Another method of implementing the DMA registers is to use an array. This form <code>can be seen in hw/dma/sparc32 dma.c</code>.

edu.c - dma struct

```
•••
```

```
struct dma_state {
    dma_addr_t src;
    dma_addr_t dst;
    dma_addr_t cnt;
    dma_addr_t cmd;
    } dma;
    QEMUTimer dma_timer;
    char dma_buf[DMA_SIZE];
    uint64_t dma_mask;
    ...
```

The DMA registers can be accessed through BARs, as is done in <code>edu.c</code> . The <code>dma_rw</code> function does the setting or returning of values, and even triggering the timer which will then trigger the reading or writing to memory. In <code>edu.c</code> , the DMA registers are accessed through the BAR at addresses <code>0x80, 0x88, 0x90, 0x98, which correspond to <code>src</code> , <code>dst</code> , <code>cnt</code> , and <code>cmd</code> , respectively. Writing to <code>cmd</code> is the only access that will trigger a DMA read or write, accessing any of the other registers will just read or change the state of the DMA controller.</code>

It is possbile to use other ways of accessing the DMA registers, such as their own MMIO region.

edu.c - Accessing DMA Registers

```
. . .
static void dma rw(EduState *edu, bool write, dma addr t *val, d
                bool timer)
{
    if (write && (edu->dma.cmd & EDU DMA RUN)) {
        return;
    }
    if (write) {
        *dma = *val;
    } else {
        *val = *dma;
    }
    if (timer) {
        timer mod(&edu->dma timer, qemu clock get ms(QEMU CLOCK
    }
}
```

```
static uint64 t edu mmio read (void *opaque, hwaddr addr, unsigne
    EduState *edu = opaque;
    uint64 t val = \sim0ULL;
    if (addr < 0x80 && size != 4) {
        return val;
    }
    if (addr >= 0x80 \&\& size != 4 \&\& size != 8) {
        return val;
    }
    switch (addr) {
...
    case 0x80:
        dma rw(edu, false, &val, &edu->dma.src, false);
        break;
    case 0x88:
        dma rw(edu, false, &val, &edu->dma.dst, false);
        break;
    case 0x90:
        dma rw(edu, false, &val, &edu->dma.cnt, false);
        break;
    case 0x98:
        dma rw(edu, false, &val, &edu->dma.cmd, false);
        break;
    }
    return val;
}
static void edu mmio write (void *opaque, hwaddr addr, uint64 t v
                 unsigned size)
{
    EduState *edu = opaque;
    if (addr < 0x80 && size != 4) {
        return;
    }
    if (addr >= 0x80 \&\& size != 4 \&\& size != 8) {
        return;
    }
```

```
switch (addr) {
. . .
    case 0x80:
        dma rw(edu, true, &val, &edu->dma.src, false);
        break;
    case 0x88:
        dma rw(edu, true, &val, &edu->dma.dst, false);
        break;
    case 0x90:
        dma rw(edu, true, &val, &edu->dma.cnt, false);
        break;
    case 0x98:
        if (!(val & EDU DMA RUN)) {
            break;
        dma rw(edu, true, &val, &edu->dma.cmd, true);
        break;
    }
}
```

Doing data transfers to and from memory is possible using <code>pci_dma_read</code> and <code>pci_dma_write</code>. <code>pci_dma_read</code> takes a memory address as the second argument, a buffer as the third argument, and a count as the fourth argument. "count" many bytes are then transfered from the memory region starting at the given address to the buffer. <code>pci_dma_write</code> does the reverse, tranferring "count" many bytes from the buffer to the memory region starting at the memory address. Both of these functions work synchronously, and do all proper blocking on their own.

In <code>edu.c</code>, these are used to transfer data between <code>dma buf</code> and the 4096 bytes of memory starting at <code>DMA_START</code>. Once they are finished, the device then raises an interrupt if commanded to.

TODO: See why edu.c has DMA because it doesn't seem a driver can access the data that is read/written.

If you take a look at other DMA controllers, such as hw/dma/sparc32_dma.c , you may see them using dma_memory_read and dma_memory_write.

These are both wrappers for the same functions pci_dma_read and pci_dma_write are wrappers for.

edu.c - DMA Reading and Writing

```
dma addr t res = addr & edu->dma mask;
    if (addr != res) {
        printf("EDU: clamping DMA %#.16"PRIx64" to %#.16"PRIx64"
    }
    return res;
}
static void edu dma timer (void *opaque)
{
    EduState *edu = opaque;
   bool raise irq = false;
    if (!(edu->dma.cmd & EDU DMA RUN)) {
        return;
    }
    if (EDU DMA DIR(edu->dma.cmd) == EDU DMA FROM PCI) {
        uint64 t dst = edu->dma.dst;
        edu check range(dst, edu->dma.cnt, DMA START, DMA SIZE);
        dst -= DMA START;
        pci dma read(&edu->pdev, edu clamp addr(edu, edu->dma.sr
                edu->dma buf + dst, edu->dma.cnt);
    } else {
        uint64 t src = edu->dma.src;
        edu check range(src, edu->dma.cnt, DMA START, DMA SIZE);
        src -= DMA START;
        pci dma write(&edu->pdev, edu clamp addr(edu, edu->dma.d
                edu->dma buf + src, edu->dma.cnt);
    }
    edu->dma.cmd &= ~EDU DMA RUN;
    if (edu->dma.cmd & EDU DMA IRQ) {
        raise irq = true;
    }
    if (raise irq) {
        edu raise irq(edu, DMA IRQ);
    }
}
. . .
```

implement DMA. This section outlined a method that works for implementing DMA for a PCI device without an IOMMU, but to investigate other implementations it would be best to analyze hw/dma/sparc32 dma.c some.

References:

- Maydell, Peter. Ask about how DMA is implemented in qemu-arm-system. April 27, 2018.
- Polard, Tic Le. Emulate a PCI device with Qemu. Jan 10, 2015.
- Terenceli. QEMU interrupt emulation. Sept, 6, 2018.
- OSDev Wiki